

Application Note 8 External Set Up and Hold Time Bipolar Arrays

CHAP 12 - APPLICATION NOTE \$
EXTERNAL SET UP AND HOLD TIME, BIPOLAR ARRAYS

JANUARY 1985

AMCC reserves the right to make changes to any products herein to improve the reliability, function or design. AMCC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

A M C C
APPLIED MICRO CIRCUITS CORPORATION

COPYRIGHT © 1985 ALL RIGHTS RESERVED

EXTERNAL SET-UP and HOLD TIMES - 100% ECL

The basic external set-up and hold time equations for an ECL-only circuit are outlined below. Asynchronous $T_{\rm PLH}$ and $T_{\rm PHL}$ skews must also be taken into account by computing set-up and hold time for both rising and falling edges.

$$T_{su(external)} = [SU + (M-1) * |SU|] + T_{su(macro)} + (T_{DM} - T_{CM})$$

$$T_{h(external)} = [HL + (M-1) * |HL|] + T_{h(macro)} + (T_{DM} - T_{CM})$$

Where:

 $\mathbf{T}_{\mathrm{D}}^{}$ = data path propagation delay from the circuit input and up to the memory macro data input pin

 T_{C} = clock path propagation delay from the circuit input and up to the memory macro clock input pin

SU =
$$(1.1 T_D - 0.9 T_C)$$

$$HL = (1.1 T_C - 0.9 T_D)$$

M = commercial grade or military grade multiplier (refer to the multiplication factor table)

 $T_{\rm DM}$ = interconnect wire length <u>in excess of</u> 100mils/net in the data path

T_{CM} = interconnect wire length <u>in excess of 100mils/net</u> in the clock path

 $T_{su(macro)}$ = Tsu as specified in Design Guide (SPEC = MIN)

 $T_{h(macro)}$ = Th as specified in Design Guide (SPEC = MIN)

FIGURE 1

EXTERNAL SET-UP AND HOLD FOR ECL ONLY CIRCUIT





FIGURE 2

EXTERNAL SET-UP AND HOLD FOR TTL ONLY CIRCUIT



EXTERNAL SET-UP and HOLD TIMES - 100% TTL

The basic external set-up and hold time equations for a TTL-only circuit are outlined below. Asynchronous $\mathbf{T}_{\mathrm{PLH}}$ and $\mathbf{T}_{\mathrm{PHL}}$ skews must also be taken into account by computing set-up and hold time for both rising and falling edges.

$$T_{su(external)} = [SU1 + (M1-1) * |SU1|] + [SU2 + (M2-1) * |SU2|] + T_{su(macro)} + (T_{DM} - T_{CM})$$

$$T_{h(external)} = [HLl + (Ml-1) * |HLl|] + [HL2 + (M2-1) * |HL2|] + T_{h(macro)} + (T_{DM} - T_{CM})$$

Where:

 T_{D2} = data path propagation delay from the circuit input and up to the memory macro data input pin; exclude the TTL input translator delay

TC2 = clock path propagation delay from the circuit input and up to the memory macro clock input pin; exclude the TTL input translator delay

 T_{Dl} = data path propagation delay from the TTL input translator

 T_{Cl} = clock path propagation delay from the TTL input translator

$$SU1 = (1.1 T_{D1} - 0.9 T_{C1})$$

$$HL1 = (1.1 T_{C1} - 0.9 T_{D1})$$

 $SU2 = (1.1 T_{D2} - 0.9 T_{C2})$

 $HL2 = (1.1 T_{C2} - 0.9 T_{D2})$

Ml = commercial grade or military grade multiplier - TTL inputs only

 T_{DM} = interconnect wire length <u>in excess of</u> 100mils/net in the data path

 ${
m T_{CM}}$ = interconnect wire length <u>in excess of</u> 100mils/net in the clock path

 $T_{su(macro)}$ = Tsu as specified in Design Guide (specified as minimum)

Th(macro) = Th as specified in Design Guide (specified as minimum)

EXTERNAL SET-UP and HOLD TIMES - ECL DATA AND TTL CLOCK

The basic external set-up and hold time equations for an ECL-DATA and TTL-CLOCK circuit are outlined below. Asynchronous Tply and T_{PHL} skews must also be taken into account by computing set-up and hold time for both rising and falling edges.

$$T_{su(external)} = [SU + (M2-1) * |SU|] + T_{su(macro)} + (T_{DM} - T_{CM})$$

$$\begin{array}{l} T_{h(external)} = [Ml * T_{C}] + [HL + (M2-1) * |HL|] + T_{h(macro)} \\ + (T_{DM} - T_{CM}) \end{array}$$

Where:

 T_{D} = data path propagation delay from the circuit input and up to the memory macro data input pin

 T_C = clock path propagation delay from the circuit input and up to the memory macro clock input pin; excluding input translator delay

TCtranslator = clock path delay due to input translator

 $SU = (1.1 T_D - 0.9 T_C)$

 $= (1.1 T_C - 0.9 T_D)$

= commercial grade or military grade multiplier - TTL inputs only

M2 = multiplier for internal delays (refer to the multiplication factor table)

 T_{DM} = interconnect wire length in excess of 100mils/net in the data path

T_{CM} = interconnect wire length <u>in excess of</u> 100mils/net in the clock path

 $T_{su(macro)}$ = Tsu as specified in Design Guide (SPEC = MIN)

= Th as specified in Design Guide (SPEC = MIN)

EXTERNAL SET-UP and HOLD TIMES - TTL DATA AND ECL CLOCK

The basic external set-up and hold time equations for a TTL-DATA and ECL-CLOCK circuit are outlined below. Asynchronous $\mathbf{T}_{\mathrm{PLH}}$ and $\mathbf{T}_{\mathrm{PHL}}$ skews must also be taken into account by computing set-up and hold time for both rising and falling edges.

$$T_{h(external)} = [(Ml-1) * T_{D}] + [HL + (M2-1) * |HL|] + T_{h(macro)} + (T_{DM} - T_{CM})$$

Where:

T_D = data path propagation delay from the circuit input and up to the memory macro data input pin; excluding the TTL input translator delay

TD = data path delay due to TTL input translator

TD translator

T_C = clock path propagation delay from the circuit input and up to the memory macro clock input pin

 $SU = (1.1 T_D - 0.9 T_C)$

 $HL = (1.1 T_C - 0.9 T_D)$

Ml = commercial grade or military grade multiplier - TTL inputs only

M2 = multiplier for internal delays (refer to the multiplication factor table)

T_{DM} = interconnect wire length <u>in excess of</u> 100mils/net in the data path

T_{CM} = interconnect wire length <u>in excess of</u> 100mils/net in the clock path

T_{SU(macro)} = Tsu as specified in Design Guide (SPEC = MIN)

 $T_{h(macro)}$ = Th as specified in Design Guide (SPEC = MIN)



TABLE 10 TYPICAL LOADING DELAY DELTA Tpd

MACRO TYPE	RISE/FALL D	ELTA Tpd
S OPTION H OPTION P OPTION DRIVERS	0.05/0.10 0.05/0.10 0.05/0.10 0.05/0.10	ns/load ns/load ns/load ns/load

TABLE 11 TYPICAL WIRE-OR DELAY DELTA Tpd

NET SIZE	RISE/FALL DE	LTA Tpd
WIREOR2	0.05/0.1	ns
WIREOR3	0.10/0.2	ns
WIREOR4	0.15/0.3	ns

TABLE 12 WORST-CASE DELAY MULTIPLICATION FACTORS

1.5	 For COMMERCIAL applications
	(ALL BUT TTL INPUT MACROS)
	0° C to 70° C, ± 5 % power supplies

- 2.0 --- FOR TTL INPUTS COMMERCIAL APPLICATIONS
- 1.6 --- For MILITARY applications
 (ALL BUT TTL INPUT MACROS)
 -55°C ambient to +125°C case
 ±10% power supplies
- 2.5 --- FOR TTL INPUTS MILITARY APPLICATIONS

TABLE 13 TYPICAL METAL DELAYS

	~~~~~~
First metal	7ps/mil
Second metal	4ps/mil

## Q3500

#### TABLE 9 TYPICAL LOADING DELAY DELTA Tpd

MACRO TYPE	RISE/FALL DELTA Tpd
S OPTION H OPTION L OPTION 15-Load DRIVERS	0.03/0.05 ns/load 0.03/0.05 ns/load 0.03/0.10 ns/load 0.03/0.03 ns/load

#### TABLE 10 TYPICAL WIRE-OR DELAY DELTA Tpd

NET SIZE	RISE/FALL DELTA Tpd
WIREOR2	0.10/0.05 ns
WIREOR3	0.20/0.05 ns
WIREOR4	0.30/0.05 ns

#### TABLE 11 WORST-CASE DELAY MULTIPLICATION FACTORS

- --- For COMMERCIAL applications * 0°C to 70°C, ±5% power supplies
- 1.6 --- For MILITARY applications **
  -55°C ambient to +125°C case ±10% power supplies

^{*} T_j 130°C ** T_j 150°C