6195 LUSK BLVIL San Diego, CA 92121 16193 430-9333 TWX-TELRX 910-337-1136
FAX 619-450-9685



Dear AMCC Customer,

We are pleased to provide you with the ANCC MacroMatrix software for the Q14000 BiCMOS Logic Array Series, which includes the macro library and design support software. We are excited about this new technology which provides the benefits of having speed, high density and low power on the same chip.

The macro library and design manual are individually registered to you. To request another copy of the Q14000 Design Manual, contact your local AMCC sales representative. A Q14000 Design Guide is available for those not actively doing a design.

Should you require additional assistance, please do not hesitate to call any of our application engineers at (619) 450-9333.





Volume I Q14000 Series

BiCMOS Logic Arrays

Applied MicroCircuits Corporation

Q14000 BiCMOS Series Design Manual

Includes: Q2100B, Q9100B BiCMOS Logic Arrays

The material in this document supercedes all previous documentation issued for the Q14000 BiCMOS Series Logic Arrays

AMCC reserves the right to make changes to any product herein to improve the reliability, function or design. AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AMCC and MacroMatrix are registered trademarks of Applied MicroCircuits Corporation.



Section 1: Introduction

INTRODUCTION	(803)
INTRODUCTION	(803)

Table of Contents 1-2
Introduction 1-3
Q14000 Series Description 1-6
Typical Applications 1-9
Features 1-9
Figure 1-1 Design Interface and Support 1-11
Table 1-1 Supported Arrays 1-3
Table 1-2 Array Density 1-7

INTRODUCTION

This design manual provides a summary of the AMCC (Applied Micro Circuits Corporation) Q14000 Series BiCMOS Logic Arrays. Volume 1 is composed of the following sections:

- Section 1: Introduction

- Section 1: Introduction
 Section 2: Design Methodology
 Section 3: Timing Analysis
 Section 4: External tgu, th
 Section 5: Power/Packaging
 Section 6: Macro Library Documentation

 - Section 6-1: TTL Interface
 Section 6-2: TTLMIX Interface
 Section 6-3: ECL Interface

 - Section 6-4: Internal Logic Macros
 - Section 6-5: Special Macros
- Section 7: QuicksheetsSection 8: Index

It also includes information on:

- Product features
- Performance specifications
- · Design Interface and support

and contains a listing of the macros currently available. The AMCC Packaging Brochure should also be referenced for further information on packaging.

The Q14000 Series supports the following arrays:

TABLE 1-1 SUPPORTED ARRAYS

- Q9100B
- Q2100B

Volume 1 of this design manual is intended as a self-contained design aid to allow the proper selection of an array for a particular design, to indicate the packaging available for that array, and to provide the designer with a better understanding of the capabilities of the Q14000 Series BiCMOS Logic Arrays.

Section 2 contains design rules specific to this array series. Interconnect rules and testing requirements are included in this section.

The macro summary and detailed macro specifications are presented in reference manual format in Section 6 with a rapid graphic reference provided via quicksheets in Section 7. Either a macro-conversion of an existing design, or the direct design of a circuit can be implemented using the available macros.

Volume 2 of this design manual is composed of the following sections:

- Section 1: Introduction
- Section 2: EWS-Specific Design Methodology
- Section 3: EWS Schematic Rules and Conventions
- Section 4: Vector Submission Rules and Guidelines
- Section 5: Design Validation
- Section 6: Design Submission
 Section 7: MacroMatrix^R Installation
- Section 8: MacroMatrix User's Guide
- Section 9: AMCC Glossary
- Section 10: Index

Volume 2, Section 2 of this design manual contains the Engineering-workstation (EWS) design methodology, covering both the EWS-specific operations and the AMCC MacroMatrix support software.

Section 8 contains the MacroMatrix User's Guide which details the Engineering Rules Check (AMCCERC, a.k.a., ERC) software checks and error messages and probable causes. It also includes the Vector Rules Check (AMCCVRC) user's guide. Section 9 contains the MacroMatrix Installation and Operations manual, which summarizes the EWS-specific commands required for operation of the AMCC support software.

The Design Validation document in Section 5 details the engineering rules checks that must be reviewed prior to design submission. It is the basic outline of the design review AMCC performs prior to circuit acceptance. Fill in or check off items as indicated and submit the entire document as part of the design submission package. Additional copies can be obtained from AMCC.

The Design Submission Document in Section 6 is to be completed and submitted along with the design submission package. Additional copies can be obtained from AMCC.

The following trademarks are recognized by AMCC throughout this design manual:

- TEGAS V General Electric Co.
- COPTR General Electric Co.
- LOGICIAN Daisy Systems Corp.
- GATEMASTER Daisy Systems Corp.
- Mentor Graphics
- MacroMatrix AMCC
- Tektronix/CAE Systems
- Valid Logic

Q14000 SERIES DESCRIPTION

The AMCC Q14000 Series Logic Arrays provide an optimized systems approach to BiCMOS semi-custom applications. CMOS logic for low power is combined with bipolar drivers for high drive capability within each internal cell. Mixed-mode I/O is combined with an advanced, interactive CAD system-based design approach to provide a quick and cost-effective solution to discrete IC replacement. Manufacturing advantages gained from the use of the AMCC logic arrays include:

- Increased circuit density
- Increased system speed
- Reduced power
- Higher reliability
- Lower system cost
- Operation over both military and commercial temperature ranges

The AMCC Q14000 Series Logic Arrays Macro Library is supported on the Daisy, Mentor Graphics, Valid Logic and Tektronix/CAE Systems EWS. The designer can use any of these systems in conjunction with AMCC's MacroMatrix software package to perform schematic capture, Engineering Rules Checking (AMCCERC), simulation, automatic test pattern formatting (AMCCSIMFMT), AMCC Vector Rules Checking (AMCCVRC), Front-Annotation and Back-Annotation. Simulation, AMCCERC error checking, AMCCVRC rules checking, Front-Annotation and Back-Annotation are also supported on VAX/VMS systems with TEGAS 5.

The Q14000 Series arrays are BiCMOS arrays. They have the ability to externally interface to either Schottky TTL, ECL 10K or ECL 100K. ECL 10K or ECL 100K may be standard-reference or +5V reference ECL.

As an added feature, the Q14000 Series provides the ability to mix ECL 10K and TTL or ECL 100K and TTL on the same array. ECL 10K and ECL 100K outputs are also allowed on the same array, regardless of the ECL type used for input. For other combinations, please contact AMCC Marketing.

All of the interface options are realized through the choice of appropriate macros, and personalized with the metal masks only.

AMCC describes the density of its logic arrays in terms of equivalent gates (2-input NAND gates), which are a function of the density of the available macros and the number of cells available in any given array. The density of the Q14000 Series is described below.

1	ABLE 1-2
ARR	AY DENSITY
Array	Equivalent Gates
Q9100B	9072
Q2100B	2160

The arrays in the Q14000 Series share a common macro function library which contains a wide selection of fully characterized logic functions varying from SSI to MSI densities. The higher functionality macros have correspondingly higher equivalent gate densities.

Examples of the basic logic functions include simple and complex gates, EXOR-nets, latches, decoders, MUXs, 4-bit counters, a 4-bit universal register, buffered input, high-speed ECL input, buffered and unbuffered output and ECL output macros which contain logic, buffers and output translation.

AMCC logic arrays are structured to allow the components spread across several cells to be interconnected into a single high-functionality MSI macro. These hard-wired MSI macros guarantee consistent and predetermined circuit performance. AMCC recommends that designers use the higher functionality MSI macros whenever possible.

Many interface macros in the Q14000 Series macro library have high-speed (H) options in addition to the standard (S) option of the macro. These macro options allow a designer to selectively program critical I/O paths with high-speed operation while implementing the remainder of the I/O in lower power standard-option macros.

TYPICAL APPLICATIONS

Typical applications include high-speed computers, graphics, communications, test equipment and instrumentation. Designed to operate in the full MIL-SPEC temperature and voltage range, the Q14000 Series also has applications in radar, EW, avionics, guidance, flight simulation and other military systems.

FEATURES

A summary of the features of the Q14000 Series includes:

- 9072 and 2160 equivalent gate versions
- 1.5-micron Bipolar/CMOS technology N-type epitaxial for both NPN oxide-isolated bipolar and CMOS
- 2-layer metal to customize base array
 100% autoplace and autoroute with up to 95% logic cell utilization
 - Extensive macro library, upwardly compatible with the Q3500 and Q1500 Series library
 - System-level multiple-cell MSI macros
 - Schottky TTL, low-power Schottky TTL, ECL 10K and ECL 100K I/O compatibility
 - Standard-reference ECL or +5V referenced ECL
 - Speed/power programmable I/O macros
 - On-chip translators for mixed mode interface
 - Both ECL 10K and ECL 100K outputs may appear on the same array

• Lower overall worst-case multipliers than CMOS

- Fast on-off chip delays
- Low fan-out degradation
- High internal noise immunity
- Unused cells do not dissipate power
- Internal core uses no DC current despite bipolar drivers
- Multiple power supply options available
- Fully voltage- and temperature-compensated internal logic
- Full MIL operating range (-55°C ambient to +125°C case, ±10% power supply)
- Wide selection of packaging
- Supported on engineering workstations:
 - Daisy

- Valid Logic
- Mentor Graphics → Tektronix/CAE systems
- Supported on TEGAS 5
- Full CAD support, including post-autoroute, worst-case timing analysis

DESIGN INTERFACE AND SUPPORT

The AMCC circuit development interface has been structured to be highly flexible with respect to the customer's desired level of involvement. The basic steps are summarized below:




FIGURE 1-1

Section 2: Design Methodology

	, ,
Table of Contents	2-2
Device Architecture	2-5
Macro Configuration	2-5
Interconnections and Routing	2-8
Basic Cells	
I/O Cells	2-9
Overhead Circuitry	2-9
Interface Options	2-10
Interface Guidelines	2-1]
Macro Summary	2-1]
I/O Macros	2-16
TTL Input (ITxx Macros)	2-16
TTL Output (OTxx Macros)	2-17
Bidirectional TTL (UTxx Macros)	2-17
ECL Input (IExx Macros)	2-18
ECL Output (OExx, OKxx Macros)	2-18
Bidirectional ECL (UExx, UKxx Macros)	2-19
+5V Referenced ECL/TTL	2-19
Simultaneously Switching Macros	2-19
Alternative ECL Terminations	
Power Busses	
Adding Extra TTL V _{CC} - TTL GROUND Pairs	2-20
Adding Extra ECL V _{CC} (I/O)	
Specifying Additional Power and Ground	
SWGROUP Parameter	2-22
Characterizing the Array - The Chip Macros	
AMCCERC - Population	
Total Array Pads	2-25
AMCCERC Technology Check	2-25
Internal Fan-Out	

(803)

DESTON METHODOLOGY

Internal Cell Utilization	2-28
Internal Pin Count	2-29
Q14000 Series Basic Design Rules and	
Guidelines	2-30
Power Bus Distribution and Decoupling	2-33
Testability	2-35
Structured Design	2-35
Testability Analysis	2-35
Functional Simulation	2-36
At-Speed Simulation	2-37
AC Tests Simulation	2~37
Design for Testability	2-38
Design for Reliability	2-39

Figure 2-1 Q9100B Die Plot	2-6
Figure 2-2 Q14000 Interface Guidelines	2-12
Figure 2-3 Bidirectional TTL	2-17
Figure 2-4 Chip Macros; Power and Ground	2-24
Table 2-1 Q14000 Series Cell Resource Summary	2-5
Table 2-2 I/O Resources	2-7
Table 2-3 Power Supply Options	2-10
Table 2-4 I/O Macro Documentation Index	2-16
Table 2-5 ECL Macro Selection	2-19
Table 2-6 Additional Power/Ground	2-21
Table 2-7 Total Array Pads	2-25
Table 2-8 Derating Guidelines	2-26
Table 2-9 Maximum Internal Cell Utilization	2-28
Table 2-10 Maximum Internal Pin Count	2-29

DEVICE ARCHITECTURE

The AMCC logic arrays are formed from a customer specified design added to an AMCC pre-processed silicon base array. The base array for the Q14000 Series BiCMOS arrays is composed of two types of cells, I/O and Basic cells. Each cell consists of a number of uncommitted transistors and resistors.

Q14000 SERIES	TABLE CELL R		SUMMA	RY
Cell Type		Qu Q91	antit 00B	у Q2100В
Logic (Basic Interface (I/		22 16	68 0	540 80

The basic cell layout of the arrays is demonstrated with the Q9100B, shown in Figure 2-1. Table 2-1 summarizes the internal cell resources and Table 2-2 summarizes the I/O resources for the Q14000 logic array series.

MACRO CONFIGURATION

A customer design is described via schematics using the macros contained in the released library for the array series. Macros are individually configured in an array by interconnecting the components within a cell with the first layer metal to form the customer-selected macro functions. Macro placement is performed automatically by the AMCC proprietary CAD software.

Q9100 DIE LAYOUT




FIGURE 2-1

TABLE 2-2 I/O resources					
MODE	DESCRIPTION	Q9100B	Q2100B		
TTL	I/O Cells	160	80		
SYSTEM	v _{cc} (+5v)	32	16		
	GROUND	24	12		
	I/O Cells	160	80		
System	V _{CC} **	40	20		
any	VEE *	16			
	I/O Cells	160	80		
\mathtt{TTLMIX}	V _{CC} (+5V _{DC} NOM)	8	4		
and ECL	VEE *	16	8		
	TTL GROUND	8	4		
	ECL V _{CC} **	24	12		
MIXED					
+5V	I/O cells		80		
System	V _{CC} (+5V _{DC} NOM)	32	16		
	GROUND	24	12		

^{*} V_{EE} is -5.2V FOR STD-REF ECL 10K -4.5V FOR STD-REF ECL 100K 0V FOR +5V REF ECL 10K OR ECL 100K

^{**} V_{CC} is 0V FOR STD-REF ECL 10K
0V FOR STD-REF ECL 100K
+5V FOR +5V REF ECL 10K OR ECL 100K

INTERCONNECTIONS AND ROUTING

Interconnections between macros (routing) use both the first and second layers of metal, following specific routing tracks. Routing is performed automatically by AMCC proprietary CAD software. To allow for a high logic cell utilization and an optimum layout for high-speed logic designs, a liberal allocation of first metal vertical routing tracks and second metal horizontal routing tracks have been incorporated into the architecture for each array.

Additionally, the AMCC CAD software has been designed to automatically transform a logic design implemented in AMCC macros into an efficient high performance layout design. If there are sensitive timing and/or skew constraints, AMCC can optionally offer preplacement of the macros implementing these critical areas.

The customization of the array is performed by adding the 2-layer metal interconnect, representing the macros and their interconnection, to the base array.

BASIC CELLS

The internal logic cells, called Basic cells, utilize both CMOS and bipolar devices. The internal logic is performed in CMOS while the bipolar device pairs provide necessary drive capability.

The Basic cells are organized to support high-level logic functions such as latches, multiplexors, decoders, etc. Simple and complex gates can also be made from these cells.

I/O CELLS

The interface to the arrays is accomplished in the 100% bipolar input/output cells on the Q14000 Series Logic Arrays. The I/O cells are located around the perimeter of the array. For all arrays, ECL- and TTL-translators and most of the required buffers are included in the I/O cells for external interfacing to both ECL and TTL. Each individual I/O cell is configurable to be either TTL, ECL 100K or ECL 100K.

OVERHEAD CIRCUITRY

In addition to the cells, each array contains overhead circuitry: bias generators, voltage references and voltage regulators. Overhead circuitry is predefined by AMCC.

INTERFACE OPTIONS

The array itself can be configured to be 100% TTL, 100% ECL 10K, 100% ECL 100K, TTL/ECL 10K or TTL/ECL 100K, with either dual power supplies or a single +5V supply available for either the 100% ECL or mixed mode I/O circuits. (See Table 2-3.) In addition, both ECL 10K and ECL 100K outputs may be used on any given array. Only one type of ECL is allowed for input.

TABLE 2-3
POWER SUPPLY OPTIONS*

						ER SUPPLY V +5V/-4	
100% TTL	•		-	1	-	-	1
100% ECL 10K	•	•	•	ı	-	-	- ı ı ı
100% ECL 100K	•	•	•	ı	_	-	ı
ECL 10K/TTL	•	-	-	ı	•	I •	
ECL 100K/TTL	•	-		1	•	l •	1
# ECT 10% can	bo o		st ECT	1001	7 voltan	ag and	_

^{*} ECL 10K can be operated at ECL 100K voltages and visa versa

INTERFACE GUIDELINES


A summary of the interface guidelines for the four I/O modes of operation are shown in Figure 2-2. Most of the I/O macros for the Q14000 Series include buffer functions, to simplify I/O selection. The designer should review the I/O options to determine where these options would enhance the circuit efficiency.

MACRO SUMMARY


Refer to the macro summary and index (Section 6) for a list of the macros available for the Q14000 Series Logic Arrays. The library and its summary sheets are for use during macro conversion or when creating a new design directly from the available functions. If other macro functions are desired, please consult AMCC.

The macro summary in Section 6 is divided into six segments: TTL Interface, TTLMIX Interface, ECL Interface, Basic Logic Macros, MSI Macros and Special macros. The macros are in alphabetical order within those sections.

Q14000 SERIES INTERFACE MACRO GUIDELINES




Q14000 SERIES INTERFACE MACRO GUIDELINES (CONTINUED)




Q14000 SERIES INTERFACE MACRO GUIDELINES (CONTINUED)

MIXED ECL/TTL INTERFACE Single +5V Power Supply



Q14000 SERIES INTERFACE MACRO GUIDELINES (CONTINUED)

MIXED ECL/TTL INTERFACE + 5V and - 5.2V Power Supply or +5V and - 4.5V Power Supply



I/O MACROS

Interface macros are documented in Sections 6-1, 6-2 and 6-3. All signals going on or off the chip require the use of an appropriate interface macro.

I/O MAC	TABLE 2-4 RO DOCUMENTATION INDEX Interface Macro Type
6-1	TTL for 100% TTL
6-2	TTL for ECL/TTL with +5V TTL for ECL/TTL,
6-3	dual power supplies ECL, any

For +5V only circuits, the TTL macros are selected from the TTL section, Section 6-1. For dual power supply circuits, the TTL macros are selected from the TTLMIX section, Section 6-2. The ECL macros are selected from the ECL section, Section 6-3. The same ECL macros are available for use with standard reference voltage or for +5V reference voltage circuits.

TTL INPUT (ITxx macros)

Q14000 Series TTL input macros contain input buffers. TTL level detection is performed in this input macro. For circuits with a single +5V power supply, the buffer provides the signal buffering required to drive internal circuits. For dual power supply circuits, the buffer also provides signal translation from TTL input levels to the internal CMOS signal level needed by the array, which operates with a negative power supply.

TTL OUTPUT (OTxx macros)


The Q14000 Series arrays provide 20mA current sink, lmA current source capability. The TTL output is differentially driven by the buffered logic that is part of the TTL output macro.

The Q14000 Series arrays handle TTL totem-pole, open-collector and 3-stated output options. The 3-state output macro enable pin may be driven by any internal-level logic signal (the output of an input or internal logic macro). The signal driving the enable pin must be named on the schematic and must be listed in the simulation signal format.

BIDIRECTIONAL TTL (UTxx macros)

The Q14000 Series I/O cell supports bidirectional I/O. The input and output functions follow the same design methodology as the ITxx and OTxx macros. The bidirectional macro enable pin may be driven by any internal-level logic signal (the output of an input or internal logic macro). The signal driving the enable must be named on the schematic and must be listed in the simulation signal format.

Bidirectional macros are placed in specifically designed I/O cells, limited to 20 on the Q2100B and 40 on the



ECL INPUT (IExx macros)

ECL input macros contain an RC compensation network and an input buffer. ECL inputs function in the same manner on circuits which have +5V referenced ECL input with a single +5V power supply.

ECL OUTPUT (OExx, OKxx macros)

All ECL outputs require a buffer, and the buffer is included in the output macro. The Q14000 Series ECL output buffers drive 50 ohm ECL outputs.

ECL output macros are grouped by logic function in Section 6. A specific version of the macro (OExx or OKxx) is selected based on ECL type.

SIMULTANEOUSLY SWITCHING MACROS

The inputs to an internal macro are considered to be switching simultaneously if they change within the macro propagation delay, i.e., one input changes while a previous input change is still propagating through the macro. For output macros, TTL outputs are considered to be simultaneously switching if they switch within 3ns of each other. ECL outputs are considered to be simultaneously switching if they switch within 2ns of each other.

TABLE 2-5
ECL MACRO SELECTION

							_
Q14000 Ser:	5V REF	GND	REF	į 4	-5V REF	GND REF	
							ı
Inputs	IExx	•		ĺ		IExx	l
OUTPUTS	OExx	I QE	кx	ŀ	OKxx	OKxx	1
Bi-direc.	UExx	UE	к×	1	UKxx) UKxx	1
							_

BIDIRECTIONAL ECL (UExx, UKxx macros)

The Q14000 Series I/O cell supports bidirectional ECL I/O. The input and output functions follow the same design methodology as the IExx and OExx/OKxx macros. The macro enable pin may be driven by any internal-level logic signal (the output of an input or internal logic macro). The signal driving the enable pin must be named on the schematic and must be listed in the simulation signal format.

Bidirectional macros are placed in specifically designed I/O cells, limited to 20 on the Q2100B and 40 on the Q9100B arrays.

+5V REFERENCED ECL/TTL

AMCC offers the option of having ECL 10K or ECL 100K available with the use of a single +5V power supply. The ECL logic threshold levels are shifted, but retain their high-speed characteristics. This +5V referenced ECL mode allows the partitioning of a high-speed TTL design into multiple AMCC devices using a single +5V supply, while providing high-speed ECL I/O between the arrays on the same PC board and full system TTL compatibility.

ALTERNATIVE ECL TERMINATIONS

The standard ECL termination is 50 ohms tied to $V_{\rm TT}$, where $V_{\rm TT}$ = -2.0V for standard reference ECL. An alternative termination is 80 ohms to ground with 130 ohms to $V_{\rm EE}$ where $V_{\rm EE}$ = -5.2V. For other termination configurations, consult AMCC.

POWER BUSSES

The power busses supporting the internal array are isolated from the busses supporting the peripheral I/O cells to minimize the effect of noise coupling between the core and the I/O. The TTL and the ECL ground busses are kept isolated on the chip.

When necessary, there are macros available to provide extra TTL power (ITPWR), TTL ground (ITGND), and ECL power or ground (IEVCC), depending on the reference voltage.

ADDING EXTRA TTL V_{CC} - TTL GROUND PAIRS (ITPWR-ITGND)

As a design guideline for 100% TTL circuits and for mixed mode ECL/TTL circuits, the designer should allocate a minimum of one additional TTL $V_{\rm CC}$ pad and one TTL GROUND pad to any quadrant of the chip that has more than eight (8) simultaneously switching TTL outputs.

An additional pair is required for each additional eight (8) simultaneously switching outputs in that same quadrant. (See Table 2-6.)

ADDING EXTRA ECL 10 VCC (IEVCC)

As a design guideline for any standard reference or +5V reference ECL circuit, the designer should allocate a minimum of one additional ECL VCC pad to any quadrant of the chip that has more than eight (8) simultaneously switching ECL outputs.

An additional ECL VCC (IEVCC) pad is required for each additional eight simultaneously switching ECL outputs in that same quadrant. (See Table 2-6.)

TABLE 2-6
ADDITIONAL POWER/GROUND
Q14000 SERIES

# OF SIMULTANEOUSLY SWITCHING TTL OUTPUTS	ADD TTL V _{CC} - TTL GROUND
PER QUADRANT	ADDED ITPWR - ITGND PAIRS
0 - 8 9 - 16 17 - 24 25 - 32*	0 1 (2 pads) 2 (4 pads) 3 (6 pads)
# OF SIMULTANEOUSLY SWITCHING ECL OUTPUTS PER QUADRANT	ADDED IEVCC
1 - 8 9 - 16 17 - 24 25 - 32 33 - 36*	0 1 (1 pad) 2 (2 pads) 3 (3 pads) 4 (4 pads)

^{*} There is a MAXIMUM of 40 I/O cells per quadrant in the largest array (the Q9100B). For this array, the SSO limit in a quadrant for TTL is 32 TTL SSO + 6 power-ground pairs. For this array, the SSO limit in a quadrant for ECL is 36 ECL SSO + 4 ECL VCC pads.

SPECIFYING ADDITIONAL POWER AND GROUND

when additional power and ground pads are desired, the power macros, ITPWR or IEVCC, and the ground macros, IEVCC or ITGND, are placed on the schematic in the quantity desired. IEVCC will be considered a power pad for +5V REF ECL circuits and a GROUND pad for STD REF ECL circuits.

The added power and ground macros each occupy one I/O cell and use its pad. Added ground and power pads <u>must be</u> <u>interspersed</u> with the simultaneously switching signals.

Inclusion of the requirements for extra power and ground is part of the required design submission documentation.

SWGROUP PARAMETER

When the added power and ground is for simultaneously switching circuits, use the macro parameter SWGROUP to tag these macros to the group to which they belong. The ERCs cannot issue error or warning messages on insufficient power or ground if the parameter is not used.

Note: The current AMCCERC algorithm is conservative when the number of simultaneously switching outputs exceeds what can be placed in a single quadrant of the array.


CHARACTERIZING THE ARRAY - THE CHIP MACROS

The AMCC EWS schematic convention for the specification of the array and its I/O mode, power supply, product grade, and circuit identification (MILitary or COMmercial) is through the use of a CHIP MACRO. Note that the chip macro POWER_SUPPLY parameter allows the user to specify -5.2V, -4.5V or +5V for ECL circuits. The chip macros carry array-specific information used by AMCC MacroMatrix software in processing the design.

Refer to <u>EWS Schematic Rules and Guidelines</u> (Section 3 in Volume II) for placement and hook-up procedures. Volume I, Section 6-6 also documents the chip macros and their parameters.

The chip macros each carry the pads designated for use by the fixed power $\langle V_{CC} \rangle$ and ground $\langle V_{EE} \rangle$ pads required for that particular array and the specified I/O mode. Any power and ground pads added by the user are in addition to the fixed power and ground requirements.

Signals cannot be placed on the pads designated as being fixed power or ground pads. All fixed power and ground pads must be used. Fixed power and ground pads provide the minimum number of power and grounds for the array.



CHIP-POWER/GROUND
FIGURE 2-4

AMCCERC - POPULATION

TOTAL ARRAY PADS

The AMCC MacroMatrix Population ERC check will correctly reflect the cell count and the total pad count for the design independent of the package selected. The population ERC will report this number as the number of "external pins" used by a circuit, the sum of all fixed power and ground, all added power and ground and all interface signals. The total pad count for the design is used in determining package selection. The final number of package pins may be less-than, equal-to or greater-than the total number of array pads used by the design.

TABLE 2-7
TOTAL PADS

ARRAY	FIXED	SIGNAL	TOTAL
	POWER-GROUND	I/O	EXTERNAL
	PADS	PADS	PADS
Q9100B	56	160	216
Q2100B	28	80	108

AMCCERC TECHNOLOGY CHECK

The AMCC MacroMatrix ERC technology ERC report will list errors due to improper selection of macros based on the I/O mode selected via the chip macro.

INTERNAL FAN-OUT

Each internal macro output pin is specified to drive a maximum fan-out load. Maximum fan-out limits are specified for individual macros in the macro documentation in Section 6. The fan-out ERC checks for excessive fan-out loading.

DERATING FAN-OUT LIMITS

For clock or distortion-sensitive paths, at speeds up to 100MHz, the maximum fan-out for each macro output pin in the path must be derated by 20%. For clock paths at speeds equal to or greater than 100MHz, the maximum fan-out should be derated by 40%. The fan-out ERC will check for a derated fan-out load limit if the FOD net parameter has been used. AMCC requires the use of the FOD parameter on all clock nets.

TABLE 2-8
DERATING GUIDELINE

OPERATING	DERATE	BY:	FOD VALUE
< 100MHz ≥ 100MHz	20% 40%		20 40

STATIC SIGNALS

When an <u>internal</u> macro has an unused pin or it is desired to tie an internal macro input pin to "l" or to "0", the pin is tied to global VSS ("0") or VDD ("l"), not to global GROUND.

When an <u>output</u> or <u>bidirectional</u> macro has an unused input pin, the pin is tied to global GROUND and not to VSS or VDD. Global GROUND is a logic zero. To tie one of these pins to logic "l", they must be driven by a macro.

VDD and VSS are connected to the internal VDD and VSS busses but are not counted in the internal pin count. Global GROUND is not connected to anything, i.e., it is allowed to float. It is not counted in the internal pin count.

To help the designer, the AMCC MacroMatrix ERC Hook-up check will detect global GROUND, VSS and VDD improper interconnect.

INTERNAL CELL UTILIZATION

To insure routability, the recommended maximum internal cell utilization (cell population) for arrays in the Q14000 Series is 95%. Starting designs should target a 70% internal cell utilization to allow for the typical 20% design expansion during debug, re-design, enhancement, and testing logic additions. Designs in excess of 95% internal cell utilization for these arrays are considered risky if their internal pin count also exceeds recommended limits.

Compute internal cell utilization by first summing the number of L cells used by the circuit, and then by dividing that sum by the number of L cells available for the particular array.

TABLE 2-9
RECOMMENDED MAXIMUM
INTERNAL CELL UTILIZATION
L CELLS

ARRAY	8
Q9100B	95
02100B	95

AMCC MacroMatrix ERC software computes the internal cell utilization. The software generates an error if cell utilization exceeds recommended limits or exceeds 100%.

INTERNAL PIN COUNT

The internal pin count is another measure of the routability of a circuit on a given array.

- Prior to schematic capture, the internal routable pin count should be estimated and used to determine the required array.
- After capture, the AMCC MacroMatrix ERC software provides a detailed report on the internal pin count of the circuit. For a captured circuit, refer to the limits in Table 2-10.

TABLE 2-10
MAXIMUM INTERNAL PIN COUNT
I/O AND L CELLS

ARRAY	LIMIT		
09100B	8000		
02100B	2200		

- A circuit with an actual internal pin count that is less than the limit is routable.
- ullet A circuit with an actual pin count that is 1-10% over the limit is considered risky (may have problems).
- A circuit with an actual pin count of 11-18% over the limit is considered very risky and may not successfully route.
- A circuit with an actual pin count of 18% or more over the limit is considered unroutable and a redesign is required if a larger array cannot be used.

014000 SERIES BASIC DESIGN RULES AND GUIDELINES

Once the macros have been selected, and the basic circuit defined, the designer should review the circuit prior to submission to AMCC to verify that basic design rules have not been violated. Some of these rules and design checks are listed below.

Guidelines are suggestions to help ensure first-design success; rules are design requirements that cannot be violated. For further information, refer to the Design Submission and Design Validation documents, Section 6 and Section 5 of Volume II of this design manual.

- Fan-out no macro drives more than its rating
- Fan-out derating critical clock or distortion sensitive paths have derated clock loading: 20% up to 100MHz; 40% for ≥ 100MHz. Use the FOD parameter to allow ERC checking.
- Fan-out no macro output pin is to drive more than one input pin of a gate within a macro. Driving multiple inputs of a gate from the same source results in loss of noise immunity.
- Fan-out do not derate 3-state enable drivers.
- Fan-in any macro with an asterisk on an input pin has been checked for fan-in > 1.
- Pin-restrictions any macro with an asterisk has been cross-checked to be certain that it is connected to or driven from a legal macro connection.
- Unused macro input pins INTERFACE MACROS
 EWS convention is to ground any unused inputs
 unless the macro documentation indicates
 that a pin cannot be grounded. (Grounded signals
 assume low level logic and physically float.)

- Unused macro input pins INTERNAL MACROS EWS convention and design requirements dictate that unused internal macro input pins be tied to VDD or VSS.
- Pin connections Make certain that input and output pins are properly connected, including PAD connections.
- Bidirectional signals Be certain that bidirectional macro pins have been connected to a bidirectional connector (EWS convention). Refer to Volume II, Section 7 for additional information.
- Grounded output pins These are not allowed.
- Terminated input pins These are not allowed.
- Macro type Check that the proper TTL I/O macros were chosen based on the circuit type.
- Macro type Check that the proper ECL versions of the ECL macros were chosen based on the circuit type.
- Signal names Check that all connections intra-page, inter-page, off-chip and 3-state and bidirectional enables - have been properly named. Refer to Volume II, Section 3 for naming conventions and rules.
- Cell utilization Do not violate the internal cell utilization limit without AMCC approval.
- Internal pin count Do not exceed the array limit and supply AMCC with a total internal pin count.
- Additional power and ground Provide additional power and ground pins as needed by using the ITPWR, ITGND and IEVCC macros on the schematic. Use the SWGROUP macro parameter to allow the simultaneously switching output ERC check.

- When leaded chip carriers are to be used, care should be taken to supply sufficient ground pins to allow separation of any signals where crosstalk may be of concern, e.g., between input and output signals. Spare pins should be grounded.
- Total PAD count Do not exceed the maximum pad count limit for the array. ITGND, IEVCC, and ITPWR macros use cells and pads and are counted.
- Power Compute the maximum worst case power.
 Combine the power dissipation of the interface macros with the power computed for the internal macros. Include any ECL static output power.
- Packaging Verify that the package selected is appropriate for the environment and junction temperature (compute based on power).
- Critical paths Compute and clearly identify the critical paths.
- Generate and include reports on macro occurrence, current and power; fan-out; pin count; etc. as indicated in the Design Submission and Design Validation documents. (AMCC MacroMatrix ERC software generates most of these reports.)
 Refer to Section 8, Volume II.
- Use a chip macro to characterize the circuit as to array, ECL type and power supply. Follow the rules in AMCC EWS Schematic Rules and Conventions. Refer to Section 3, Volume II.
- Complete simulation documentation must be submitted with the design, including source files. Refer to the Design Submission and Design Validation documents.
- For guidance in constructing simulation vectors, refer to the AMCC document:
 Vector Submission Rules and Guidelines.

Refer to Section 4, Volume II.

POWER BUS DISTRIBUTION AND DECOUPLING

Optimal Power Bus Distribution and Decoupling is dependent on a number of interactive device and system variables, including the package design used, the number of simultaneous switching outputs on the device, output loading, the amount of switching noise contributed by other system components, the number of power busses and the design of the system and module power distribution.

AMCC recommends the use of multi-layer PC boards that provide dedicated low impedence power and ground planes. Besides maintaining a constant characteristic impedence for transmission lines, the planes provide for a low impedence return path to the ECL or TTL circuitry and act as an electromagnetic shield for the signal lines. The distributed capacitance will also improve noise margins by minimizing "ground bounce" and crosstalk.

The 2-layer PC boards, on the other hand, may require successive approximations to optimize the system noise margins and reduce external noise from being fed back into the chip through the power and ground pins. This approach should only be attempted in lower performance systems.

The I/O ECL $V_{\rm CC}$ and the Internal $V_{\rm CC}$ package pins should be tied together as close to the chip as possible, using good high frequency practices. When mixed I/O is combined with multiple power busses, the TTL GND and ECL $V_{\rm CC}$ (OV) can be tied directly together at the chip on multi-layer boards.

For 2-sided boards, the location will be system dependent and may require some experimentation. The primary considerations are the amount of simultaneous switching, the signal/ground pin ratio and the isolation between the TTL and ECL signal lines (and return paths).

Low frequency (bulk) decoupling is generally provided in the range of 0.5 to 2.0 uf/WATT, while high frequency by-passing should be 100 to 1,000 pF/quadrant. The by-pass capacitors are generally placed as close to the chip as possible using high frequency techniques to minimize the inductance in the leads, traces, feed-throughs and components.

The AMCC Q14000 performance boards use a luf tantalum capacitor in parallel with a 470pf ceramic chip capacitor for each of the Internal $V_{\rm EE}/V_{\rm CC}$ pairs. This same combination is used for any $V_{\rm CC}$ or additional $V_{\rm CC}$ package pins with excellent results.

TESTABILITY

Concepts of testing and testability must be considered from the beginning of any circuit design. AMCC encourages: (1) the use of testability techniques in circuit design; (2) the use of testability analysis early in the design process so that testability problems can be corrected by design; (3) the use of fault grading to assess test vector fault coverage; and (4) an understanding of the capabilities of today's advanced test equipment in the development of semi-custom circuits.

STRUCTURED DESIGN

Structured approaches to ensure circuit testability such as LSSD, Scan Path and BILBO are generally driven by an overall system philosophy to testing. While AMCC does not promote one structured technique over another, other measures during design can improve circuit testability. AMCC does promote the use of overall structured design procedures, including functional modularity, bus architectures and clear documentation.

TESTABILITY ANALYSIS

All testability measures have one common goal: to enhance controllability and observability of the circuit. It is a grade on the logic design itself. Controllability is a measure of the ease in setting a particular node to a logic level of zero or one, while observability determines the ease of propagating the node's state to one or more primary outputs.

After a netlist has been created and logic simulation has verified correct functional performance, testability can be verified by running testability analysis programs such as DTA (DAISY) or COPTR (TEGAS).

FUNCTIONAL SIMULATION

The object of functional testing is to detect a single SAl or SAO fault in the circuit if one exists. This ideally requires sufficient vectors to "cover" all possible fault locations. The percent of coverage is the fault grade of the vector set. To this end, one approach is to cycle all inputs and outputs through 1-0 and 0-1 transitions as a first check after initialization. (This should cycle all internal nodes as well.) This 2ⁿ (n = number of inputs) brute force approach is not necessary. Minimum vector test sets and minimum vector test sequences will cover 100% of all observable faults.

Functional simulation vector fault-grading can be performed using the TEGAS simulator. Fault-grading is used to verify that the simulation bit vectors sufficiently exercise nodes within the circuit to assure that the outgoing product matches the customer specification. Insufficient fault coverage as determined in a fault grading run may require the addition of vectors to the set developed to evaluate logical functionality.

AMCC recommends the creation of a sufficient number of vectors to achieve a fault coverage of 90% or higher, and is prepared to perform the fault grading task upon request.

For guidelines in performing functional simulation, refer to <u>Vector Submission Rules and Guidelines</u> in Section 4, Volume II of this design manual.

AMCCVRC Vector Rules Checker must be run against the AMCCSIMFMT (AMCC Simulation Format) maximum worst-case sampled simulation output file.

AT-SPEED SIMULATION

In addition to functional simulation, the customer must perform an at-speed simulation and timing analysis for all critical (i.e., timing-sensitive) paths in the circuit. Refer to the above referenced document.

AC TESTS SIMULATION

AC path propagation delay tests require simulation vectors to initialize the circuit path to be measured and to support the measurement of the path. Provided the start and stop addresses are clearly documented, all AC tests may be grouped in one simulation file. Each AC test path must be clearly documented. A test path is defined as a single input to a single output. Refer to (708 REV A) of the previously referenced document.

If the path propagation delay to be measured is less than 10ns typical, consult AMCC.

DESIGN FOR TESTABILITY

Some specific design suggestions for improved circuit testability are:

- Become familiar with the macro library <u>BEFORE</u> beginning the macro conversion or design.
- Use synchronous rather than asynchronous circuits whenever possible - functional tests are synchronous.
- Partition the design (use structured design techniques) into smaller, testable sections, usually along a functional boundary.
 - Use degating logic to isolate modules for test.
 - · Use modular architecture, bus structures.
 - Break up long counters (>8).
- Don't bury states.
- Use transparent latches instead of flip/flops where possible and use I/O latches instead of flip/flops.
- Use macros, especially flips/flops and latches, with RESET or SET controls where possible to simplify initialization.
- Avoid feedback loops.
 - If unavoidable, provide a means to break up feedback loops during test (degating, enables).
- Avoid redundant logic minimize: or add test points to unmask masked faults.
- Avoid derived clocks they complicate testing.
- Design in test points, especially in sequential logic. Add test points to improve controllability and observability. Perform testability analysis.
- If I/O pins are limited, use demultiplexors to control and multiplexors to observe internal nodes with otherwise poor observability (buried states).

- Any 3-state enable control signal that is internally generated must be externally observable, and should be externally controllable during test.
- Add parity trees for error detection. Or use Scan Path Design to simplify test sequence generation or use Level Sensitive Scan Design to simplify test sequence generation.
 Keep test generation in mind while designing the circuit.

DESIGN FOR RELIABILITY

Some specific design suggestions for improved circuit reliability are:

- Become familiar with the macro library BEFORE beginning the macro conversion or design.
- Be aware of "glitch" circuits. Do not use potential glitch circuits to drive clock inputs.
- Avoid one-shot pulse generators.
- Avoid gated and derived clocks.
- Avoid race and hazard conditions. (PRINT_ON_CHANGE files can help identify these.) These are generated by having a signal follow two or more paths to a common circuit element (a.k.a. reconvergent fan-out.)
- Avoid feedback loops.
 - If unavoidable, provide a means to break up feedback loops during test (using degating, enables).
- Avoid feedback paths between registers. If present, compute the worst-case set-up and hold times and verify operation. (Feedback from the ECL output macros must be handled with care if used to input to internal latches and flip/flops.)
- Add sufficient GROUND for the number of simultaneously switching outputs and distribute among these outputs (similar to distributed ground in a ribbon cable). Add additional extra ground if there are extra I/O pins available.
- \bullet Add extra V_{CC} as needed for the number of simultaneously switching outputs.
- Properly derate fan-out on all distortion-sensitive paths and all clock paths. Keep clock path loading balanced.

Section 3: Timing Analysis

Table of contents	3-2
Computing Propagation Delay	3-3
Preliminary Computation - Prior to Capture	
Front-Annotation - After Capture	
Back-Annotation - After Layout	
Typical Individual Macro Propagation Delay	
Intrinsic Set-up and Hold Times	
Recovery Time	
Asymmetry in the Worst-Case Path	
Effect of Loading on Output Macro Delays	
Computing the Loading Delay for a Net -	
Front Annotation	3-8
Computing Lnet	3-9
Computing L _{fo}	3-11
Worst-Case Delay Multiplication Factors	
Selecting the Correct Timing Multiplier	
Minimum Propagation Delay	
Result	
Asymmetry in the Worst-Case Path	
Internal Signal Tracking	
Signal Balancing; Distortion Minimization	
Maximum Operating Frequency	
Front-Annotation Load Units	
Back-Annotation Load Units	3-19
Table 3-1 Ouput Loading Delays	
Table 3-2 k Factors - Q14000	3-9
Table 3-3 Front-Annotation Statistical	
Wire Loads (L _{net})	3-10
	3-12
Table 3-5 Application Rules for the Worst-Case	
Delay Multiplier	
Table 3-6 Maximum Operating Frequency	
Table 3-7 Front-Annotation Load Units	3-19
Table 3-8 Back-Annotation Load Units	3-19

COMPUTING PROPAGATION DELAY

The macros selected, the options of those macros, the loading on the macros, and the final layout of the circuit are all factors in the propagation delay of any path. The loading may be the interconnect capacitance or the external load capacitance due to system loading and package pin capacitance.

There are two approaches that can be used to compute propagation delay: Front-Annotation, where a <u>statistical</u> <u>estimate</u> of metal delays based on net sizes is used; and Back-Annotation, where the <u>actual</u> metal delay is used in the computation.

• PRELIMINARY COMPUTATION - PRIOR TO CAPTURE

The path propagation delays can be <u>estimated</u> using the statistical wire delay tables (L_{net}) , fan-out loading (L_{fo}) and the appropriate k-factors (k) for the macros chosen. The equation for the typical extrinsic (load) delay for a single net is shown below and discussed in detail on the following pages.

$$t_{ex} = k * (L_{fo} + L_{net})$$

The sum of all typical intrinsic macro delays in the path $(t_{in};$ specified as Tpd in the macro documentation) and all extrinsic loading (t_{ex}) is then multiplied by the proper ANNOTATED worst-case timing multiplication factor.

• FRONT-ANNOTATION - AFTER CAPTURE

After schematic capture, Front-Annotation software is available to provide the designer with a file of rising and falling edge delays per net (expressed as NOM, MIN and MAX). By incorporating this file into the simulation database, the designer can obtain a statistical estimate of circuit performance.

BACK-ANNOTATION - AFTER LAYOUT

The most accurate method of computing a circuit propagation delay requires that the circuit be completed through layout. Back-annotation software adds the actual metal delay and fan-out delays into the path. Back-annotation must be run and accepted as final prior to the generation of the actual silicon arrays. The Back-Annotation program provides a file which includes the ACTUAL metal delays in a net.

AMCC guarantees that the silicon will match (will not be slower than) the results of the Back-Annotation.

• TYPICAL INDIVIDUAL MACRO PROPAGATION DELAY

AMCC macro documentation specifies <u>typical</u>, unloaded macro path propagation delays (Tpd) for each path through a macro. Some macro specifications include a different delay for a rising edge (Tpd-+) than for a falling edge (Tpd+-). Three-state macros have specifications for high-Z representative switching delays $T_{\rm PHZ}$, $T_{\rm PZL}$ and $T_{\rm PLZ}$.

(803)

The actual macro path delay will be a function of: state of the input data (low data may have different set-up and hold times than high data); multiple inputs changing state (e.g., when several OR/NOR inputs change simultaneously on an internal macro, the delay increases).

To account for some of these path delay variations, the AMCC macro specifications have been expanded to show the model behavior in more detail. The specifications are interpreted as follows:

Non-inverting:

Tpd++ rising edge input; rising edge output
Tpd-- falling edge input; falling edge output

Inverting:

Tpd+- rising edge input; falling edge output
Tpd-+ falling edge input; rising edge output

All AMCC EWS <u>simulation models</u> are accurate to within lops (two decimal place accuracy when measured in ns).

AMCC macro specifications, as documented in the Design Guides and Design Manuals for the individual array series, show the typical propagation delay for a path through a macro for nearly all of the possible conditions. Multiplexer specifications are simplified.

. INTRINSIC SET-UP AND HOLD TIMES

The intrinsic set-up and hold times for the latches, flip/flops and MSI macros that include one or more of these types of devices, are specified in the macro summary in Section 6. The parameters represent the behavior of the macro as observed at its input and output nodes. Set-up time (Tsu) is the time that a signal must be stable prior to the active clock edge. Hold time (Th) is the time that a signal must be held after the active clock edge.

RECOVERY TIME

Recovery time (Trec) is specified for any latch or flop/flop which has a set or reset. It is the length of time that a reset/set signal has to have been inactive prior to an active clock edge. Clocking within the recovery time period will result in unpredictable behavior.

Note: Set-up time, hold time, recovery time and minimum pulse width are all specified as <u>typical</u> values and must be multiplied by the appropriate worst-case delay multiplication factor.

• EFFECT OF LOADING ON OUTPUT MACRO DELAYS

For output macros, Tpd is specified for a no load. The actual capacitive load driven will be the sum of the system load and the package pin capacitance. The capacitive load is converted to ns using the constants in Table 3-1. For TTL or ECL output loads up to but less than 100pf, use Table 3-1. For TTL or ECL output loads over 100pf, consult AMCC.

	TABLE	3-1	
OUTPUT	LOADIN	G DELAYS	,
CAPAC	CITIVE .	LOADING	

TTL	55ps/pf
ECL	55ps/pf 45ps/pf

The delay adjustment values for both TTL and ECL output capacitive loading are <u>typical</u> and must be multiplied by the worst-case multiplier for the selected operating conditions, therefore, at this step, the nominal case capacitive load delay should be added to the nominal path propagation delay.

• COMPUTING THE LOADING DELAY FOR A NET - FRONT ANNOTATION

The method for manual computation of the effect of load units on the propagation path is:

For each net:

$$t_{ex} = k * (L_{fo} + L_{net})$$

L_{fo} = the sum of the electrical fan-out loads
 in a net. (Pins with a fan-in of 2
 count as 2 electrical loads)

Lnet = the estimated metal delay from Table 3-3, indexed by the sum of the number of pins in the net minus 1 (i.e., index by [net size - 1]) (Pins with a fan-in of 2 count as 1 physical load)

TABLE 3-2 TYPICAL & FACTORS - Q14000 * ns/LU INTERNAL MACROS: 0.025 - 0.045S-option 0.025 - 0.045k down S-option INTERFACE (I/O) MACROS: S-option 0.025 S-option 0.030 k_{down} 0.025 H-option k down H-option 0.030 * Refer to Section 6 for the

* Refer to Section 6 for the k-factors for a specific macro.

• COMPUTING Lnet

Compute the statistical metal estimate by counting the physical pins in the net (driving or source pins and destination pins), subtracting one (1), and using this number as the index to the following table. The number listed under a specific array is the estimate for the load units due to metal in the net.

TABLE 3-3 FRONT-ANNOTATION Q14000 SERIES STATISTICAL WIRE LOADS

net

INDEX 1-30	!		INDEX 31-60		
PINS -1	-		PINS -1	Q2100B	і І Q9 100в
1 2 3 4 5 6 7 8 9	1.00 1.58 2.06 2.50 2.50 2.89 3.26 3.61 3.94 4.26 4.57	3.17 4.11 5.02 5.92 6.80 7.67 8.53	31 32 33 34 35 36 37 37 38 39 40	9.64 9.85 10.05 10.25 10.45 10.65 10.84 11.03 11.22	1 25.95 1 26.70 1 27.45 1 28.20 1 28.94 1 29.69 1 30.43 1 31.17 1 31.90 1 32.64
11 12 13 14 15 16 17 18 19	4.87 5.16 5.44 5.71 5.97 6.23 6.49 6.74 6.98 7.22	11.04 11.87 12.69 13.50 14.31 15.11 15.91 16.70	41 42 43 45 45 46 47 48 49 50	11.60 11.79 11.97 12.15 12.33 12.51 12.69 12.87 13.05 13.22	33.37 34.10 34.83 35.56 36.29 37.01 37.74 38.46 39.18 39.90
21 22 23 24 25 26 27 28 29 30	7.46 7.69 7.92 8.15 8.37 8.59 8.80 9.02 9.23 9.44	19.06 19.84 20.61 21.38 22.15 22.91 23.68 24.44	51 52 53 54 55 56 57 58 59	13.40 13.57 13.74 13.91 14.08 14.25 14.42 14.58 14.75 14.91	40.62 41.33 42.05 42.76 43.47 44.18 44.89 45.60 46.01 47.01

. COMPUTING LEO

Compute L_{fo} by adding the sum of the <u>electrical load</u> of all loads driven. If a destination pin has a fan-in of 2, it counts as two electrical loads and as one physical pin. A destination may appear to have two physical loads internal to the macro. In these cases, the macro documentation will clearly identify the fan-in load represented by that pin. Physical fan-out internal to the macro does not affect the physical pin count.

WORST-CASE DELAY MULTIPLICATION FACTORS

Once the sum of all of the intrinsic and extrinsic propagation delays in a path or path segment is computed and adjusted for any external high-capacitive loading (system load and package pin capacitance), then the result must be multiplied to obtain the worst-case delay as follows:

Tpd typical * M.F. = Tpd worst-case

Multiplication factors are shown in Table 3-4. The worst-case multipliers take into account the following:

- Process variations
- Temperature variations
- Voltage variations
- Signal skew

TABLE 3-4

WORST-CASE DELAY MULTIPLICATION FACTORS

WORST-CASE MULTIPLIERS FOR FRONT- AND BACK-ANNOTATION

WCM

,		HO!!	in:	TERFACE		INTERNAL	
1	MINIMUM	min. typ. max.	 	0.70 0.78 0.86	 	0.70 0.78 0.86	
	NOMINAL	min. typ. max.	 	0.90 1.00 1.10] t	0.90 1.00 1.10	
1	COMMERCIAL**	min. typ. max.] 	1.11 1.23 1.35] 	1.27 1.41 1.55	1 1 1
11111	MILITARY***	min. typ. max.	!	1.19 1.32 1.45	1	1.59 1.77 1.95	<u> </u>

** T_j 130° *** T_j 150°

TABLE 3-5 APPLICATION RULES FOR THE WORST-CASE DELAY MULTIPLIER

- Set-up time, hold time, recovery time and minimum pulse width are multiplied by a worst-case delay multiplier.
- Macro intrinsic delays and extrinsic delays <u>are</u> multiplied by the worst-case delay multipliers.
- The worst-case multipliers used for the extrinsic net delays should be consistent with the macro type of the macro driving the net, i.e., nets driven by the input macros should use the interface macro worst-case delay multiplier.
- The worst-case delay multiplier for the extrinsic delay caused by output load capacitance is the <u>interface macro</u> worst-case delay multiplier.
- Delay multipliers at a given operating condition represent 20% on-chip signal tracking.

(803)

SELECTING THE CORRECT WORST-CASE DELAY MULTIPLIER

Commercial worst-case timing multipliers are for circuits operating in the 0°C ambient to 70°C ambient temperature range with a ±5% power supply variation and a junction temperature maintained at <130°C. Violation of any of these three parameters requires the use of the Military timing multipliers.

Military worst-case timing multipliers are for circuits operating in the -55° C ambient to $+125^{\circ}$ C case temperature range with a ± 10 % power supply variation and a junction temperature maintained at $\leq 150^{\circ}$ C. If any of these parameters are violated, the military timing multipliers will no longer apply. Consult AMCC.

MINIMUM PROPAGATION DELAY

AMCC does not specify minimum circuit delays. However, a guideline for minimum propagation delay is 70% of the typical path delay (the annotated worst-case minimum multiplier is 0.70). Note that both the interface and the internal macros use the same worst-case minimum multiplier.

Where the performance of a circuit would be affected by excessive speed in an array, the minimum performance requirements must be clearly documented in the design submission.

RESULT

The interface macros, both input and output, use a <u>different</u> worst-case delay multiplier than the internal macros. The nets driven by interface macros use the interface macro worst-case delay multiplier. The nets driven by the internal macros use the internal macro worst-case delay multiplier.

To find path propagation delay, first add the intrinsic and extrinsic delays of the input and output macros for the path and multiply the sum by the correct interface worst-case delay multiplier. The extrinsic delay for an output macro is the delay caused by the system capacitive load and the package pin capacitance.

Second, total the intrinsic and extrinsic delays for all internal macros in the path and <u>multiply the sum by the proper internal worst-case delay multiplication factor</u>. Sum this result with the one found for the interface macros to find the total path propagation delay.

ASYMMETRY IN THE WORST-CASE PATH

Each potentially critical path must be evaluated for worst-case conditions. Both the propagation delay of a rising edge input signal and that of a falling edge input signal must be computed and compared for pulse stretch and pulse shrink. For multiple-input macros, the worst-case specification may be with one or more inputs switching or not. The worst potential circuit behavior represented by the macro specifications must be reviewed.

Minimum pulse-width requirements must be verified and the minimum path delay adjusted as necessary to meet these requirements.

In some cases the <u>minimum</u> delay may be the worst case. AMCC MacroMatrix releases contain the NOMINAL, MAXIMUM-MILITARY, MAXIMUM-COMMERCIAL and MINIMUM timing libraries for the array series.

AMCC design submission requirements include the simulation of the circuit for both the maximum worst-case (MIL or COM) and the minimum worst-case for functional, at-speed and AC test simulations.

It is up to the designer to provide similation vectors that will exercise the correct worst-case conditions for the macros in the critical path, whether it is for one input on a macro switching and the others remaining constant or for multiple simultaneously-switching inputs on a macro.

If there is a difference in the functional or AC test simulation results between the maximum and the minimum worst-case timing, hazard and race conditions are indicated and must be evaluated.

INTERNAL SIGNAL TRACKING

Many factors affect the signal delay tracking within the array. These factors include such things as relative position within the device, process variations, power supply variations, operating temperature and the characteristics of the various macros.

In BiCMOS, for interface macros, a "like structure" is defined as a similar macro type with the same option and fan-out load limits. For internal macros on Basic cells, the macros must actually be identical to be considered a "like structure".

- For like structures, for the same edge (both rising or both falling), and with placement on adjacent rows or cells within a quadrant, the tracking will be ±2.5%.
- \bullet For like structures, for the same edge (both rising or both falling), and with a random placement, the tracking will be ± 5 %.
- For unlike structures, for the same edge (both rising and falling), and with a random placement, the tracking will be ± 10 %. (See Table 3-4.)

EXAMPLE OF TRACKING FOR THREE OPERATING CONDITIONS:

- a + /// //	- b +	- c +
0.7 MINIMUM	1.0 NOMINAL INTERFACE MACROS	1.45 MILITARY
- a +	- b + /// //	- c +
0.7 MINIMUM	1.0 NOMINAL INTERNAL MACROS	1.95 MILITARY

From the diagram, for unlike structures, 1.1 * c = 1.45 for an interface macro, 1.1 * c = 1.95 for an internal macro.

SIGNAL BALANCING; DISTORTION MINIMIZATION

The case where two paths are required to be identical in performance is common. The best results are obtained when the macros are identical macros and are identically loaded, including wire load. Since placement cannot be assumed to be able to solve all problems in all cases, the judicious use of parallel structures (such as buffer trees) to reduce loading in a path and the use of pulse distortion minimization techniques, such as inversion of the signal at each macro, will help.

For ECL output operation at 100MHz and above, pulse distortion minimization methods should be used. These include: 1) signal inversion on alternating macros; 2) short interconnect, a function of fan-out and metal length; and 3) balanced rising-edge and falling-edge k-factors.

The final analysis for pulse stretch and shrink and balanced path delays must be performed using Back-Annotation.

MAXIMUM OPERATING FREQUENCY

The Q14000 Series is capable of supporting high I/O switching rates. The following is a summary of I/O and internal logic performance capabilities:

TABLE 3-6
MAXIMUM OPERATING FREQUENCY
PULSE WIDTH GUIDELINES
Q14000 SERIES B1CMOS ARRAYS

TYPE OF I/O:	COM	COM	MIL	MIL
	MH z	PW-ns	MHz	PW-ns
TTL INPUT - S-OPTION - H-OPTION	65	7.69	60	8.33
	90	5.55	85	5.88
TTL OUTPUT - S-OPTION - H-OPTION	50	10.00	45	11.11
	65	7.69	60	8.33
ECL INPUT - S-OPTION - H-OPTION	110	4.54	100	5.00
	180	2.77	165	3.02
ECL OUTPUT - S-OPTION - H-OPTION	110	4.54	100	5.00
	180	2.77	165	3.02
INTERNAL MACRO - F/F FAST	180*	2.40	165	3.02
- F/F SLOW	174	2.86	138	3.62
- OTHER **	165	3.02	130	3.84

^{*} limited by maximum driver frequency

Flip/flop, latch, counter and shift register documentation includes typical pulse width specifications. Pulse width is computed based on a 50% duty cycle. Selected MSI macros (those with flip/flops or latches with feedback paths) also carry specifications for maximum operating frequency.

To achieve the maximum toggle frequency for the fast flip/flops, they must be directly driven by ECL interface macros. There is no timing error generated by the timing analysis programs on the EWS simulators when a macro is driven faster than it is specified to run.

^{**}Gate macros GT01, GT02, GT03, GT11, GT12, GT33, GT44, and GT47 have a maximum frequency of 65MHz MILITARY and 82MHz COMMERCIAL. Their pulse width requirements are 3.93ns TYPICAL, 6.09ns COMMERCIAL and 7.66ns MILITARY. For faster versions of these macros please consult AMCC.

FRONT-ANNOTATION LOAD UNITS

The Front-Annotation statistical wire load unit table was calculated using the following:

TABLE 3-7						
FRONT-	-Al	NOTATION	LOAD UNI	T\$		
		Q2100B	Q9100B			
a	1	1.00	1.18	- 1		
b	1	0.66	0.90	ı		

BACK-ANNOTATION LOAD UNITS

The Back-Annotation delay file is derived using the following:

TABLE 3-8
BACK-ANNOTATION DELAY MULTIPLIERS

first layer metal		LU/mm
second layer metal	3.00	LU/mm



Section 4: External Tsu, Th

EXTERNAL SET-UP AND HOLD TIM

-	_			
	a	Λ	-	3
٠.	o	LJ	. 1	п

Table of Contents	4-2
External Set-Up and Hold Times	4-3
Table 4-1 Set-up and Hold Equations Table 4-2 Terminology Definitions Table 4-3 Worst-case Multipliers	4-5
Figure 4-1 External Set-Up and Hold Time	A_7

EXTERNAL SET-UP and HOLD TIMES

When the input to the data or the clock or both pins on a flip/flop or a latch are supplied from an external signal, then the external set-up and hold times must be computed. The computations must be for worst-case and account for processing skew.

To meet design submission requirements, both the maximum worst-case (1.45 and 1.95 or 1.35 and 1.55) and the minimum worst-case (0.70) equations may need to be computed to determine the worst-case window for external set-up and hold times. Both rising edge input and falling edge input path propagation must be evaluated.

Use the MILITARY or COMMERCIAL equations for set-up time when $t_D^{} + t_{Dinput}^{} - 0.82 * (t_C^{} + t_{Cinput}^{}) \ge 0$. Use the MINIMUM equations for set-up time when $t_D^{} + t_{Dinput}^{} - 0.82 * (t_C^{} + t_{Cinput}^{}) < 0$.

Use the MILITARY or COMMERCIAL equations for hold time when $t_{\rm C}$ + $t_{\rm Cinput}$ - 0.82 * ($t_{\rm D}$ + $t_{\rm Dinput}$) \geq 0. Use the MINIMUM equations for hold time when $t_{\rm C}$ + $t_{\rm Cinput}$ - 0.82 * ($t_{\rm D}$ + $t_{\rm Dinput}$) < 0.

Results computed or derived from simulations using Front-Annotation data cannot be considered as the circuit specification.

When computing the set-up time, it is desirable to assume that the data propagation path delay is the worst-case maximum and that the clock path propagation delay is a worst-case minimum for the operating conditions. The generic equation is:

t su external = WCMmax * (t_D + Tsu_{macro}) - WCMmin * t_C

For the Q14000 Series and its dual multipliers, the equation becomes:

** wCMmaxinterface * tDinput + WMCmaxcore * tD - WCMmininterface * tCinput - WCMmincore * tC + WCMmaxcore * Tsu(macro)

When computing the hold time, it is desirable to assume that the data propagation path delay is the worst-case minimum and that the clock path propagation delay is a worst-case maximum for the operating conditions. The

generic equation is:

th = WCMmax * (t_C + Th_{macro}) - WCMmin * t_D

external

For the Q14000 Series and its dual multipliers, the equation becomes:

thexternal = WCMmaxinterface * tCinput + WMCmaxcore * tC
- WCMmininterface * tDinput - WCMmincore * tD
+ WCMmaxcore * Th(macro)

The equations are based on the 20% variation in on-chip signal tracking discussed earlier in this design manual.

Table 4-1 provides the external set-up and hold equations for the Q14000 BiCMOS Series Arrays for the four defined operating conditions. Figure 4-1 illustrates the delay paths. Table 4-2 provides the definitions for the terms used in the text, the equations and in the figure.

TABLE 4-2 TERMINOLOGY DEFINITIONS

Defining a "memory macro" as a latch, a flip/flop or an MSI containing one or the other, the terms used in the equations are defined in Table 4-2.

- t_D = NOMINAL data path propagation delay from the circuit input and up to the memory macro data input pin; EXCLUDING the interface macro intrinsic delay and the extrinsic net delay for the net driven by the interface macro, computed using Front Annotation methodology prior to layout, Back Annotation after layout.
- **Dinput = NOMINAL delay due to interface macro intrinsic delay on data path plus the extrinsic net delay for the net driven by the interface macro, computed using Front Annotation methodology prior to layout, Back Annotation after layout.
- t_C = NOMINAL clock path propagation delay from the circuit input and up to the memory macro clock input pin; EXCLUDING the interface macro intrinsic delay and the extrinsic net delay for the net driven by the interface macro, computed using Front-Annotation methodology prior to layout, Back-Annotation after layout.
- *Cinput = NOMINAL delay due to interface macro intrinsic delay on clock path plus the extrinsic net delay for the net driven by the interface macro, computed using Front Annotation methodology prior to layout, Back Annotation after layout.
- Tsu_{macro} = Tsu as specified in Section 6 (specified as typical)
- Th_{macro} = Th as specified in Section 6 (specified as typical)

The specific worst-case multipliers (WCMmax and WCMmin) are based on the operating conditions and the type of macro involved. The bipolar interface macros use one multiplier and the CMOS core uses another.

multiplier and the CMOS core uses another.

WCMmax = MILmax, COMmax or MINmax

WCMmin = MILmin, COMmin or MINmin

TABLE 4-1
SET-UP AND HOLD EQUATIONS - BICMOS Q14000 SERIES ARRAYS

MILITARY
$$t_{su}$$
 = 1.45 * t_{Dinput} + 1.95 * t_{D}
OPERATING - 1.19 * t_{Cinput} - 1.59 * t_{Cinput} + 1.95 * t_{Cinput} - 1.59 * t_{Cinput}

COMMERCIAL
$$t_{su}_{external}$$
 = 1.35 * t_{Dinput} + 1.55 * t_{Dinput} - 1.11 * t_{Cinput} - 1.27 * t_{Cinput} + 1.55 * t_{Dinput} + 1.55 * t_{Dinput} - 1.27 * t_{Cinput}

MINIMUM
$$t_{su}$$
 = 0.86 * $(t_D + t_{Dinput})$
OPERATING $-0.70 * (t_C + t_{Cinput})$
RANGE $+0.86 * T_{su}$ (macro)

$$t_{h_{external}}$$
 = 0.86 * (t_C + t_{Cinput})
- 0.70 * (t_D + t_{Dinput})
+ 0.86 * T_{h(macro)}






Table 4-3 provides a complete summary of the worst-case timing multipliers for the four operating conditions. For each operating condition there is a maximum, a nominal and a minimum multiplier. The minimum multiplier is 90% of the typical multiplier. The maximum multiplier is 110% of the typical multiplier. The maximum timing variation possible on a single array is 20%.

There is one multiplier for the internal macros and one for the core macros. CAUTION: there is a tendency to interchange the interface and core macro worst-case delay multipliers.

TABLE 4-3
WORST-CASE TIMING MULTIPLIERS

	HOKS "CASE	I I II I I I I	IOT LIBETER	15
ARRAY SERI	ES: ->	Q14000	ambiguit	y abbreviations WCMmin
Operating Conditions	:	↓ ↓	4	WCMtyp WCMmax
MINIMUM OPERATING RANGE (All macro	minimum typical maximum s)	0.70 0.78 0.86	0.9*typ typ 1.1*typ	MINmin MINnom MINmax
NOMINAL OPERATING RANGE (All macro	minimum typical maximum s)	0.90 1.00 1.10	0.9*typ typ 1.1*typ	NOMmin NOMnom NOMmax
COMMERCIAL OPERATING RANGE (INTERFACE	typical maximum	1.11 1.23 1.35	0.9*typ typ 1.1*typ	COMmin COMnom COMmax
COMMERCIAL OPERATING RANGE (CORE)	minimum typical maximum	1.27 1.41 1.55	0.9*typ typ 1.1*typ	COMmin COMnom COMmax
MILITARY OPERATING RANGE (INERFACE)	minimum typical maximum	1.19 1.32 1.45	0.9*typ typ 1.1*typ	MILmin MILnom MILmax
MILITARY OPERATING RANGE (CORE)	minimum typical maximum	1.59 1.77 1.95	0.9*typ typ 1.1*typ	MILmin MILnom MILmax

Section 5: Power/Packaging

Table of Contents	5-2
Introduction	5-3
Interface	5-5 5-5
Interface Macros	5-7 5-8 5-8 5-9 5-10 5-11 5-11
Table 5-1 AMCC BiCMOS Arrays Typical Overhead Current	5-7 5-7 5-8 5-9 5-12 5-14

INTRODUCTION

The worst-case power as it relates to junction temperature is used to examine the packaging and the heat-sink requirements of the final product. There are two steps to computing the worst-case power dissipated by the BicMoS logic array: interface macro power and internal macro power.

MACRO OPTIONS

TTL macros and most ECL interface macros in the Q14000 Series macro library have the H-option as well as the standard S-option (low power) available. TTLMIX interface macros have the S-option. Internal logic macros have the S-option.

AMCC Macromatrix MACRO OCCURRENCE REPORTS

The AMCC ERC software will compute the power dissipation for the interface macros, including overhead current and ECL static power dissipation for ECL output macros. The internal macros will be listed in a table to allow the designer to evaluate their contribution to power based on their individual frequency of operation.

INTERFACE (I/O) MACRO POWER DISSIPATION

The total worst-case interface current is a function of the macros used, the options selected for those macros, and the overhead current, which is a function of the array chosen.

An unused I/O cell does not dissipate power. An interface macro uses the full current as specified in the Design Guide Macro Summary.

The total worst-case interface current, including overhead current, multiplied by the worst-case current multiplier for the operating conditions results in the worst-case current dissipated by the interface macros:

(SUM OF MACROS
$$I_{CC}$$
 + OVERHEAD I_{CC}) * WCCM = I_{CCwc} (SUM OF MACROS I_{EE} + OVERHEAD I_{EE}) * WCCM = I_{EEwc}

Multiply the worst-case current with the appropriate worst-case voltage:

$$I_{EEwc}$$
 * V_{EEwc} = P_{EEwc}
 I_{CCwc} * V_{CCwc} = P_{CCwc}

Sum the results with any ECL output macro static power dissipation to obtain the total worst-case power dissipation for the interfaced macros.

P_{EEwc} + P_{CCwc} + P_{ECLoutputs} = P_{Interface}

This procedure is detailed on the following pages.

COMPUTING THE MAXIMUM WORST CASE POWER - INTERFACE COMPUTE THE TOTAL TYPICAL MACRO CURRENT

◆ MACRO OCCURRENCE TABLE - INTERFACE MACROS

A macro occurrence table for interface logic macros can be constructed prior to design capture to assist in the computation of internal and total circuit current and power dissipation. At the minimum, a macro occurrence table for the interface macros should provide:

- A list of the different interface macros differentiated by option;
- The number of times each macro appears on the schematics;
- The current (I_{CC} or I_{EE}) for one instance of the macro;
- The total current due to the n occurrences of the macro;
- \bullet The sums of the I $_{CC}$ and I $_{EE}$ currents.

ADD THE OVERHEAD CURRENT

The overhead current is the base array current dissipated by the internal regulators, reference generators, selected I/O mode (TTL, ECL, MIXED), and power supply configuration (+5V, -5.2V, dual supply or other). Find the overhead current from the Overhead Current Drain as specified for the array. A summary of the overhead current drain is provided in Table 5-1.

TABLE 5-1						
AMCC	BicMos	ARRAYS	TYPICAL	OVERHEAD	CURRENT	(mA)

~	DIO.IOS AKK	NID III IUNE	OTENTILAD CON	CATIAL CHOAL	
=====	========		EEE <i>E</i> =========		======
				+5	V REF
CHIP	TTL MODE	ECL MODE	MIXED MODE	ECL/T	m.
CHIP	IID MODE	ECH HODE	LITYED WODE	ECD/ T	TL
V	I _{CC} , mA	I _{ER} ,mA	I _{EE} /I _{CC} ,mA	T mA	
	CC,	-EE	-EE, -CC,	_CC	
=====			=========		
					-~======
Q91001	B 132	117	121/22	140	ECL 10K
-		707			
Q91001	B 132	121	125/22	143	ECL 100K
Q21001	B 101	87	90/22	109	ECL 10K
-		0.7			
Q2100	B 101	87	91/22	10 9	ECL 100K
****	ecccercer:			=======	

Add the overhead current drain to the appropriate current dissipation sum already computed:

• MULTIPLY BY THE WORST-CASE CURRENT MULTIPLIER (WCCM)

Multiply the results by the appropriate worst-case current multiplier to obtain the worst-case \mathbf{I}_{CC} and worst-case \mathbf{I}_{EE} current. Unless the circuit uses a single-power supply these two sums must be kept separate.

(SUM OF MACROS
$$I_{CC}$$
 + OVERHEAD I_{CC}) * WCCM = I_{CCwc} (SUM OF MACROS I_{EE} + OVERHEAD I_{EE}) * WCCM = I_{EEwc}

THE WORST-CASE CURRENT MULTIPLIER - INTERFACE MACROS

For the Q14000 Series, the worst-case current multiplier for the interface macros, WCCM, is the constant 1.54 for MILITARY and 1.35 for COMMERCIAL grade circuits. The worst-case current multiplier is used to compute the worst-case values for all specified interface macro currents and to compute the worst-case value for the overhead current.

TABLE 5-2				
WORST-CASE	CURRENT	MULTIPLIER		
MILITARY	?	1.54		
COMMERCI	AL	1.35		

◆ MULTIPLY BY THE WORST-CASE VOLTAGE

The worst-case voltage is dependent on whether the circuit is COMMERCIAL or MILITARY. The typical variation is shown in Table 5-3. For COMMERCIAL circuits, the voltage variation is usually $\pm 5\%$. For MILITARY circuits, the voltage variation is usually $\pm 10\%$.

	TABLE WORST-CASE	- •	
NOMINAL	COMMERCIAL	MILITARY	_
+5.0V -5.2V -4.5V	+5.25V -5.46V -4.8V	+5.5V -5.72V -4.8V	_

Multiply the worst-case current with the appropriate worst-case voltage:

$$I_{EEwc} * V_{EEwc} = P_{EEwc}$$

 $I_{CCwc} * V_{CCwc} = P_{CCwc}$

• ECL STATIC POWER

The equation used by the AMCC MacroMatrix ERC software to compute ECL static power dissipation for ECL outputs is:

PECLoutputs = XXmA * 1.3V * NUMBER_OF_ECL_OUTPUTS where XX is the current based on the termination. If there is more than one termination, the power for each is computed and summed to find the total PECLoutputs.

The 1.3V term represents the absolute average of the -0.8V to -1.8V (NOM) voltage drop in the output transistor. This is considered to be the statistical worst-case for this function.

• ECL OUTPUT TERMINATION CURRENT

Table 5-4 provides the ECL output termination currents used by the AMCC MacroMatrix ERC software to compute the general case. The currents shown are the average current (average of I_{OH} and I_{OL}).

TABLE 5-4
ECL 10K/100K TERMINATION CURRENT

TERMINATION:	CURRENT:	STANDARD MACRO:	ADJUST POWER COMPUTATION:
25ohm	28.0mA	NO	yes
50ohm	14.0mA	YES	NO
100ohm	7.0mA	NO	YES
200ohm	3.5mA	NO	YES

^{*} the average current (average of ${\rm I}_{OH}$ and ${\rm I}_{OL})$ * for termination to -2V

If ECL output load resistances used is other than that specified for the macro, the actual current value must be computed for use in this equation. The ERC software will correctly compute the ECL static output power for 50ohm and 25ohm termination macros.

Note that the duty cycle of the outputs will also affect the final value.

TABLE 5-5			
MACRO TERM	INATIONS T	HIS	RELEASE
MACRO	TERMINAT:	ION	
OE70	50ohr	ŋ.B	
OK70	50ohr	ns	
UE49	50ohr	ns	

• SUM THE RESULT

If there are ECL outputs, compute the ECL static power dissipation and add to the sum. The result is the total worst-case power dissipated by the interface macros for the circuit on the target array.

Sum the results of the macro computations with any ECL output macro static power dissipation to obtain the total worst-case power dissipation for the interfaced macros.

PEEwc + PCCwc + PECLoutputs = PInterface

INTERNAL MACRO POWER DISSIPATION

• MACRO OCCURRENCE TABLE - INTERNAL LOGIC

A macro occurrence table for internal logic macros can be constructed prior to design capture to assist in the computation of internal and total circuit current and power dissipation. At the minimum, a macro occurrence table for the internal logic should provide:

- A list of the different macros differentiated by option;
- The number of times each macro appears on the schematics;
- The number of cells used by each macro
- The number of cells due to n occurrences of the macro
- The frequency at which these macros operate.

It is not necessary to precisely list each individual frequency for each individual macro. Some approximations may be used without adversely affecting accuracy. In the general case, the main power dissipation will not be in the internal macros.

COMPUTING AN ESTIMATE OF INTERNAL CELL POWER DISSIPATION

The equation used to compute internal cell power dissipation for a given group of macros switching at the same frequency is:

 $P_{internal_{wc}} = F * 0.2 * G * 20 microwatt/gate-MHz$

0.2 = 20% of the gates switching (estimate)

G (internal gate count) = 4 * internal cell count The internal cell count is the number of Basic cells used by the design.

By computing this equation for each frequency-group and summing the result, an estimate of the worst-case power dissipation for the internal macros is obtained. Use the same equation for MILITARY and COMMERCIAL computations.

FINAL RESULT

The sum of the estimated total power dissipated by all internal macro frequency groups and the total worst-case power dissipated by the interface macros is the total worst-case power dissipated by the circuit.

THERMAL COEFFICIENTS - I/O AREA

The temperature coefficients for the interface (I/O macro) area of the Q9100B and Q2100B arrays are shown in Table 5-6.

TABLE 5-6 TEMPERATURE COEFFICIENTS BICMOS ARRAYS

	- macro '	• •
MACRO TYPE:	INPUT	OUTPUT
ECL (ANY SYSTEM)	0.03	0.0
TTL (+5 SYSTEM)	-0.07	-0.3
TTLMIX (DUAL SUPPLY SYS	-0.10 TEM)	-0.2

TC

/⁰C)

The overall temperature coefficient for the chip I/O area is a weighted average:

where n = the number of macros of a given type $^{TC}_{\hbox{macro}} \, = \, \text{the temperature coefficient for that type}$

The thermal coefficient is used to derate the I/O current when the temperature is higher or lower than specified. The worst-case current is computed at the maximum temperature for the operating range. Should the part be quaranteed to operate at a lower temperature, then the current may be derated using the temperature coefficient as computed.

PACKAGE SELECTION

AMCC offers an assortment of packages for the Q14000 Series Logic Arrays shown in Tables 5-8 for the Q2100B and Table 5-9 for the Q9100B. Table 5-7 summarizes the pad limits for the arrays.

Package selection requires that the designer have two computations completed: 1) the total maximum worst-case power dissipation; and 2) the total number of pads required for the design.

The designer also needs the current AMCC Packaging Brochure, which lists the package options for the bipolar arrays as well as the tables providing the θ_{jc} and θ_{ja} and the reductions possible with forced air and heatsinks.

For the BiCMOS Q14000 Array Series, the number of fixed power and ground pins is less than the number of fixed power and ground pads - two power (ground) pads are bonded out to one power (ground) pin sufficient times to effect the required reduction. For added power and ground pins, they reside on signal pads and are bonded to signal pin positions.

TABLE 5-7
Q14000 SERIES ARRAYS TOTAL PADS

ARRAY NAME	FIXED POWER-GROUND PADS	CIRCUIT I/O PIN LIMIT	TOTAL CHIP PADS
Q9100B	56	160	216
Q2100B	28	80	108

TABLE 5-8 Q2100B PACKAGES

PACKAGE NAME	COMMENTS	SIGNAL PINS	POWER/GROUND PINS
68 PGA	CAVITY DOWN	48	20
84 PGA	CAVITY DOWN	64	20
100 PGA	CAVITY UP	80	20
100 PGA	CAVITY DOWN	80	20
100 LDCC	0.050 CENTER	80	20

TABLE 5-9 Q**9100**B PACKAGES

PACE NAME	(AGE	COMMENTS	SIGNAL PINS	POWER/GROUND PINS
132	LDCC	0.025 CENTER	92	40
168	PGA	CAVITY DOWN	132	36 *
196	LDCC	0.025 CENTER	156	40 *
224	PGA	CAVITY DOWN	160	52

^{*} IN DEVELOPMENT

Consult AMCC for your particular array-package combination after an estimate of the required number of array pads has been made. The number of pads required by the circuit is provided as the "EXTERNAL PIN COUNT" by the AMCC MacroMatrix ERC software Population Check Report version (708) and is the sum of all signals, all power (fixed and added) and all ground (fixed or added) pads as indicated on the schematics.

Compute the junction temperature for the product grade (MILITARY or COMMERCIAL) based on the specified operating environment, i.e., temperature; heat sink, if any; air flow, if any; etc.

Section 7:


Quicksheets


Q14000 BiCMOS (803)

QUICKSHEETS


(803)


() TTL INPUT






TTL OUTPUT









QUICKSHEETS

(803)


TTLMIX INPUT




TTLMIX OUTPUT




ECL INPUT




ECL OUTPUT




ADDER




COMPARATOR




COUNTERS



DECODER




EXOR/EXNOR




QUICKSHEETS (803)

FLIP/FLOPS




GATES




QUICKSHEETS (803)


LATCHES




MULTIPLEXORS



MISCELLANEOUS



REGISTERS



REV: 803 TTLVCC TTL VCC (10) +5V PADS 25,52,79,108,133, 169, 107, 216 TTLEND TTL GHD (10) BY PADS 26,27,53,54,80,81, 186, 187, 134, 135, 161, 162, 188, 189, 214, 215 ECLYCC ECL VCC (CORE) & VDD (CORE) +5V PADS 14,15,37,38,66,67,91, 92, 122, 123, 145, 146, 174, 175, 199, 280 ECLVEE ECL VEE (CORE) & VSS (CORE) BY PADS 12,13,39,40,68,69,93, 94, 128, 121, 147, 148, 176, 177,201,202 PRODUCT_HAME DEVICE_NUMBER PRODUCT_GRADE 09100BTTL

REV: 883 ECL TOVOC ECL VCC (IO) 8V PADS 25,26,27,52,53,54,79,88, 01, 186, 107, 109, 133, 134, 135, 160, 161, 162, 197, 188, 109,214,215,216 ECL VCC (CORE) & VDD (CORE) BY PADS 14, 15, 37, 30, 66, 67, 91, 92, 122, 123, 145, 146, 174, 175, 199, 288 ECLVEE ECL VEE (CORE) & VSS (CORE) -5, 2V PADS 12,13,39,48,68,69,93, 94, 129, 121, 147, 148, 176, 177,201,202 PRODUCT_HAME DEVICE_NUMBER PRODUCT_GRADE POWER_SUPPLY B9100BECL10K

REV: 883 ECLIOVEC ECL VCC (IG) BY PADS 25,26,27,52,53,54,79,88, 81, 186, 187, 188, 133, 134, 135, 160, 161, 162, 197, 188, 109,214,215,216 ECLVCC ECL VCC (CORE) & VDD (CORE) ev PADS 14,15,37,38,66,67,91,92, 122, 123, 145, 146, 174, 175, 199, 200 ECLVEE ECL VEE (CORE) & VGS (CORE) -4,5V PAD6 12,13,39,48,68,69,93, 94, 128, 121, 147, 148, 176, 177,201,202 PRODUCT_MANE DEVICE_NUMBER PRODUCT_GRADE POHER_BUPPLY 99100BECL188X

CHIP MACROS

REY: 803 TTLVCC TTL VCC (10) +5V PADS 25,52,79,188,133, 160, 187, 216 TTLENB TTL GND (IO) & ECL VCC (IO) BY PADS 26,27,53,54,69,81, 186, 187, 134, 135, 161, 162, 188, 189, 214, 215 ECLYCC ECL VCC (CORE) & VDD (CORE) BY PADS 14,15,37,38,66,67,91, 92, 122, 183, 145, 146, 174, 175, 199, 288 - ECLVEE ECL VEE (CORE) & VSS (CORE) -5.24 PADS 12,13,39,40,60,69,93, 94, 120, 121, 147, 148, 176, 177, 281, 282 PRODUCT_HAME DEVICE_HUNBER PRODUCT_GRADE POWER_SUPPLY 09100BHIX10K

REV: RRS TTLVCC TTL VCC (10) & ECL VCC (10) +5V PADS 25,27,52,53,79,81,107, 189, 133, 135, 169, 161 107, 189, 215, 216 TTLEND TTL 6HD (10) BY PADS 26,54,88,186,134,162, 198.214 ECLVCC ECL VCC (CORE) & VDB (CORE) +5V PADS 14,15,37,38,66,67,91, 92, 122, 123, 145, 146, 174, 175, 199, 200 ECLVEE ECL VEE (CORE) & VS8 (CORE) BY PADS 12, 13, 39, 40, 68, 69, 93, 94, 120, 121, 147, 148, 176, 177, 201, 202 PRODUCT_HAME DEVICE_HUMBER PROBUCT_GRADE Q9100BTTL18K

REV: 803 TTLVCC TTL VCC (10) +5V PADS 25,52,79,188,133 160, 107, 216 TILEND TTL GND (IO) & ECL VCC (IO) BY PADS 26,27,53,54,80,81, 186, 187, 134, 135, 161, 162, 189, 189, 214, 215 ECLYCC ECL VCC (CORE) & VDB (CORE) AV PADS 14,15,37,38,66,67,91, 92, 122, 123, 145, 146, 174, 175, 199, 288 ECLYEE ECL VEE (CORE) & VSS (CORE) -4.5V PADS 12, 13, 39, 40, 68, 69, 93, 94,120,121,147,148,176, 177,201,202 PRODUCT_NAME DEVICE_NUMBER PRODUCT_GRADE POWER_SUPPLY Q9109BMIX100K

REV: 803 TTIVEC TTL VCC (10) & ECL VCC (10) +5V PADS 25,27,52,53,79,81,107, 108, 133, 135, 160, 161, 187, 189, 215, 216 TTLEND TTL END (ID) AV PADS 26,54,88,186,134,162, 100,214 ECLVCC ECL VCC (CORE) & VDD (CORE) +5V PADS 14,15,37,38,66,67,91, 92, 122, 123, 145, 146, 174, 175, 199, 288 ECLVEE ECL VEE (CORE) & VSS (CORE) 84 PADS 12,13,39,48,68,69,93, 94,129,121,147,148,176, 177, 201, 202 PRODUCT_HAME DEVICE_HUMBER PRODUCT_GRADE 99100BTTL160X


CHIP MACROS

REV: 493 TTLVCC TTL VCC (10) +8V PADS 27,54,79,188 TTLEND TTL 6ND (IO) 8Y PADS 25,26,52,53,80,81,186,187 ECLVCC ECL VCC (CORE) & VDB (CORE) +5V PADS 11,12,38,39,67,68,92,93 ECLVEE ECL VEE (CORE) & V88 (CORE) BY PADS 13,14,49,41,65,66,94,95 PRODUCT_HAME DEVICE_NUMBER PRODUCT_ERADE 02166BTTL

REV: 883 ECLIOVEC ECL VCC (IO) BY PADS 25,26,27,52,33,54,79,88, 81,186,187,188 ECLVCC ECL VCC (CORE) & VDD (CORE) 84 PADS 11,12,38,39,67,68,92,93 ECLVEE ECL VEE (CORE) & VSS (CORE) -5.29 PADS 13,14,48,41,65,66,94,95 PRODUCT_HAKE DEVICE_NUMBER PRODUCT_ERADE POHER_SUPPLY Q2100BECL18K

REVI 883 ECLIOVEC ECL VCC (10) 8V PADS 25,26,27,52,53,54,79,88. 81,186,187,188 ECLYCC ECL VCC (CORE) & VDD (CORE) BU PADS 11,12,38,39,67,68,92,93 ECLYEE ECL VEE (CORE) & V89 (CORE) -4.59 PADS 13,14,40,41,65,66,94,95 PRODUCT_NAME DEVICE_NUMBER PRODUCT_GRADE POHER_SUPPLY 02100BECL100K

CHIP MACROS



Section 8: Index

```
3-state enable driver (any macro) 2-30
5VREF
       2-19
AC tests simulation 2-37, see Volume II, Section 4
adding extra TTL V_{CC} extra TTL GND
                        2-20
                        2-20
       extra ECL V<sub>CC</sub> rules 2-21
                        2-21
       specification of 2-22
        SWGROUP 2-22
additional power and ground 2-20, 2-21, 2-31
       schematic 2-24
alternative ECL terminations 2-20
AMCCERC 1-6, 2-22, 2-26, 2-27, 2-29, 5-15
see Volume II, Section 8
AMCCSIMFMT 1-6, see Volume II, Section 7
AMCCVRC 1-6, see Volume II, Section 8
applications, list 1-9
architecture, of the arrays
arrays,
        architecture 2-5
        list 1-3, 1-7
                  1-7
        density
        resources 2-5, 2-7
asymmetry, path 3-14, 3-15, 3-16
at-speed simulation 2-37, see Volume II, Section 4 back-annotation 1-6, 3-4
back-annotation load units 3-19
basic cells 2-5, 2-9
bidirectional connectors (example in use of) 2-17
bidirectional signals 2-17, 2-19
CAD
     2-8
CAE
     see Tektronix/CAE
capacitive load on output 3-7
cell
        contents of 2-5
        locations 2-7
number of 2-5, 2-7
        resource summary 2-5
        types 2-5
        utilization 2-28, 2-31
              recommended maximum
characterizing an array 2-23
chip macros 2-23, 2-24, 2-32
              see Section 6-6
             2-26
clock paths
computing
        external set-up and hold time 4-3
        load delay (tex)
                           3-8
        maximum worst-case power 5-2, 5-11
COPTR
```

```
DAISY 1-5, 1-6 decoupling 2-34
 derating guideline, fan-out 2-26, 2-30
 description of Q14000 Series 1-6
 design
         flow
                1-11
         for reliability (of the circuit) for testability (of the circuit)
         interface 1-11
         rules and guidelines 2-30
                     see Volume II, Section 6
1-5, see Volume II, Section 5
         submission
         validation
 design methodology see Section 2
 distortion minimization 3-17
 device architecture 2-5
 die layout 2-6
 die plot
           2-6
 die size see data sheet
 ECL
         +5V REF ECL
                       2-19
         +5V REF ECL/TTL 2-19
         alternative terminations 2-20
         bidirectional 2-19
         input 2-18
         interface diagram 2-13, 2-14, 2-15
         macros see Section 6-3
         static power
                        5-8
         output 2-18
         output termination current 5-8
equivalent gates 1-7
EWS schematic rules 2-23, see Volume II, Section 3
external
         load
               3-7
         pad count limit (array) 2-25, 5-14
         pads allowed 2-25, 5-14
         set-up and hold time 4-3, see Section 4
             hold equations 4-6
             set-up equations 4-6
fan-in
         2-30, (is 1 unless an * is on the graphic)
fan-out
         derating guidelines 2-26
         derating load limits 2-26, 2-30
             2-26
         ERC
         internal
                   2-26
fault-grading see Volume II, Section 4
features, list 1-9
FOD
     2-26
front-annotation
                   1-6, 3-4
         table 3-10
front-annotation load units
function macros see logic macros
functional simulation 2-36, see Volume II, Section 4
```

```
GATEMASTER 1-5
global GROUND 2-27
ground busses 2-20
hold time 3-6, 4-4
       2-21
IEVCC
IExx 2-18
I/O
         capability 2-9, 2-10
         cells 2-9
         macros 2-16
         interface ability 1-6, 2-10
resources 2-7
interconnect 1-8, 2-5, 2-8, 2-27
interface guidelines 2-11
         100% TTL 2-12
         100% ECL
                   2-13
         +5V REF ECL/TTL 2-14
         mixed ECL/TTL 2-15
interface options 1-7, 2-10
internal
         cell utilization 2-28
            recommended maximum 2-28
         cell resources 2-5
         net delay 3-3, 3-8
         pin count 2-29
         pins, unused input
                               2-27
         pins, unused output 2-27
         signal tracking 3-16
           quideline
                       3-16
intrinsic
         hold time 3-6
         propagation delay 3-5
         recovery time 3-6 set-up time 3-6
introduction see Section 1
ITGND
       2-20
ITPWR 2-20
ITxx 2-6
jitter TBS
junction temperature 3-12, 5-3, 5-15
          also see packaging brochure
k-factors 3-9
kup
    3-9
k<sub>down</sub> 3-9
LDCC 2-32, 5-14
leaded chip carrier 2-32, 5-14
L<sub>fo</sub> 3-8, 3-11
L<sub>net</sub> 3-8, 3-9, 3-10
```

layout 2-5 load on output macros 3-7 logic macros see Section 6-4, Section 6-5 LOGICIAN - DAISY 1-5 macro

configuration 2-5
index 6-2, see Section 6-i
k-factors 3-9, see Section 6
loading delays 3-7
occurrence table 5-3
options 5-3
propagation delay 3-4, Section 6
summary 2-11, see Section 6
type 2-31
use descriptions see Section 6

macros

Chip 2-23, 2-24, 2-32, see Section 6-6
ECL bidirectional 2-19, Section 6-3
ECL input 2-18, Section 6-3
ECL/TTL mix - 5VREF 2-19, Section 6-3
ECL output 2-18, Section 6-3
logic see Section 6-4
MSI 3-18, see Section 6-5
simultaneously switching 2-18
special see Section 6-6
TTL bidirectional 2-17,
Section 6-1. Section 6-2

Section 6-1, Section 6-2 TTL input 2-16, Section 6-1, Section 6-2 TTL output 2-17, Section 6-1, Section 6-2

MacroMatrix 1-5, 2-32, see AMCCERC, AMCCVRC maximum operating frequency 3-18
MENTOR GRAPHICS 1-5, 1-6
minimum worst-case multipliers 3-12, 3-13
MSI macros see Section 6-5
OExx 2-18
OKxx 2-18
OTxx 2-17
output macro loading delays 3-7
overhead current 5-5, 5-6

overhead circuitry 2-9

INDEX (803)

```
package pin capacitance 3-6
package selection 5-13, 5-14
packaging 2-47, see Section 5
packaging tables 5-14
pads
           total allowed per array 2-25, 2-32, 5-14
           total count 2-25, 2-31, 2-32
parameters
           FOD 2-26
          SWG ROUP 2-22, 2-24
pc boards 2-33
placement 2-5, 2-8, 2-32
pin
        count 2-29
        internal, count 2-29
        restrictions (hook-up) 2-30, see Section 6
               2-27, 2-30, 2-31
        unused
            also see Volume II, Section 3, Section 8
       see Section 5
power
        maximum worst-case 2-32, Section 5
power dissipation
           interface macros 5-4
           internal macros 5-10
          worst-case 2-32
power bus 2-20
power bus distribution and coupling 2-33
power supply options 2-10 propagation delay 3-3
        extrinsic net load 3-3, 3-8
        intrinsic (macro Tpd) 3-4
       minimum 3-13
        preliminary computation of 3-3
```

```
Q14000 Series description 1-6
 QUICKSHEETS see Section 7
 recovery time 3-6
 resources, cell 2-5
 routing 2-8, 2-29
 schematic
         rules see Volume II, Section 3
 set-up time 3-7, 4-4
 signal balancing 3-17
 signal names 2-31 signal tracking 3-16, 4-4
 simulation models 3-5
 simulation vectors 2-32, see Volume II, Section 4
 simultaneously switching macros 2-18
 specifying added power and ground 2-22
 static signals 2-27
 statistical wire loads 3-10
 structured design 2-35
 SWGROUP 2-22
 supported arrays
syustem load, capacitive 3-6
t<sub>C</sub> 4-5
<sup>t</sup>Cinput
         4-5
t_Dinput
         4-5
technology check 2-25, see Volume II, Section 8
TEGAS 1-5
Tektronix/CAE Systems 1-5
terminated pins
            input 2-31
            output 2-31
termination current, ECL output 5-8
terminations, macro standard 5-9 testability 2-35
         analysis 2-35
tex
    3-3, 3-7
Th 4-5
thermal coefficients, I/O
thermal oscillations TBS
timing see Section 3, Section 4
T<sub>1</sub> 3-12, 5-3, 5-15
```

```
++bqT
       3-5
Tpd+- 3-5
       3-5
Tpd-+
      3-5
Tpd--
T<sub>SU</sub> 4-5
TTL
        bidirectional 2-17
        input
              2-16
        interface diagram 2-12, 2-14, 2-15
        macros see Section 6-1
        output 2-17
TTLMIX
        macros see Section 6-2
trademark list 1-5
typical applications, list 1-9
WCCM 5-7
worst-case current multiplier 5-7
        COMMERCIAL 5-7
        MILITARY 5-7
worst-case delay multipliers
           back-annotation 3-11, 3-12
           front-annotation 3-11, 3-12 internal macros 3-12, 3-14, 4-8
           interface macros
                              3-12, 3-14, 4-8
           minimum 3-12, 3-13
           selection of
                          3-13
worst-case multipliers (improper usage)
           see worst-case delay multipliers
           see worst-case current multipliers
worst-case timing multipliers
           see worst-case delay multipliers
worst-case voltage 5-7
UExx 2-19
UKxx
      2-19
unused input pins 2-31, 2-30, 2-31
unused output pins 2-31
utilization, cell 2-28, 2-31
      2-17
UTXX
     2-7
VCC
VDD
     2-27
VEE
     2-7
VSS
     2-27
vector submission 2-32, see Volume II, Section 4
VALID LOGIC 1-5, 1-6
validation, design 1-5, 2-32
           see Volume II, Section 5
```

Section 9: AMCC Glossary

3-level gating

Circuit design technique used internally in the AMCC Q3500S Series logic arrays.

AC test

Testing performed with a tester and the packaged part and designed to sample the timing characteristics of the actual die to verify the timing of the actual circuit as produced. Only a few tests are needed since all paths will be similarly affected by the processing and environment and all timing delays constrained to be within a 20% range.

AGIF

AMCC generic interface format; used as the means of communicating between a workstation and the AMCC proprietary software tools. The AGIF netlist is called CIRCUIT.SDI.

ALU

The arithmetic-logic unit; where data is processed according to the instruction under execution.

AMCCAD

AMCC automated design place and route system software.

AMCCANN

AMCC Annotation software.

AMCCERC

AMCC Engineering Rules Check software.

AMCCSIMFMT

AMCC simulation format preparation software. AMCCSIMFMT is EWS-specific.

AMCCVRC

AMCC vector rules checker software program.

Annotation

The process of adding extrinsic delays into a simulation data base.

AR

Asynchronous reset.

AS

Asynchronous set.

ASIC

Application-specific integrated circuit; generally appled to semicustom ICs.

Astable

A circuit with two quasi-stable states; an oscillator.

At-speed simulation

A simulation designed to examine the timing integrity of a circuit design.

Autopiace, auto piace

Macro placement on internal array cells is performed automatically by software.

Autoroute, auto route

Interconnection of the macros is performed automatically by software.

B cell

Buffer cell; can be used for some logic macros as well. Located around the periphery of the internal cell block in AMCC Q700 Series arrays and in the Q1500A Array; capable of a higher row current limit (three times greater) than the logic cells.

Back-annotation

The method of simulation of a circuit after layout, where the loading on a particular net is the sum of the actual fan-out load (electrical load), the actual wire-OR load (electrical load) and the actual metal used to interconnect the pins. The load is a function of the array (die-size) and is accurate within measurement device parameters.

Bandwidth

Frequency range of performance for a device (as in the bandwidth of an amplifier).

BiCMOS array

A bipolar interface with CMOS core.

Bidirectional

Capable of moving in either of two directions at any given time.

Bidirectional I/O cells

See I/O cells.

Binary

The base two number system where each digit is a power of two. The allowed digits are 1 and 0. In circuit representations of a binary equation the digits 0 and 1 are also called LOW and HIGH or TRUE and FALSE, the equivalent values of which depend on the polarity of the system.

Bipolar

One silicon technology used in ICs; radiation-resistant, faster than CMOS at the expense of higher power dissipation.

Bit

One Boolean digit; 0 or 1. X or # are the symbols used for "Don't care" and U is used for undefined or unknown.

Bit-slice

Two or more bits wide devices such as the AM2901 4-bit ALU, AM29203 4-bit ALU, AM2910 sequences; method of partitioning a design into modules.

Byte

Originally meant enough bits to represent a character (code dependent in size); by default a byte is now usually taken as 8 bits. In 16-bit architectures, it is half a word.

Bundle

A group of single wires; a bus.

CAD

Computer-Aided Design.

CAE

Computer-Aided Engineering.

CAI

Computer-Aided Instruction.

CAM

Computer-Aided Manufacturing.

Cell

The smallest uniform repeatable unit on a logic array; there may be more than one type on a given array.

Cell utilization

A measure (in %) of the number of internal cells actually used in a design (accessible by a designer). The suggested limit is 85% for the Q700, Q3500 and Q5000 Series.

Chip

Slang for integrated circuit; the die in an IC.

Circuit

A logical function or functions constructed from electrical devices.

Circuit building block

The basic unit available to simplify circuit design. SSI, MSI, LSI and VLSI represent the evolution of hardware building blocks.

Circuit density

A measure of the number of equivalent 2-input NOR gates a design would require, such as 700, 1500, 2000, 3500, 5000 and 20000.

Clock, CLK

Clock signal; in many AMCC macros the rising edge is taken as the active edge. Either edge may be the clocking or active edge in a circuit or a macro; complex systems use both edges to operate latches and registers.

Common clock

Reference to using the same clock signal on all devices on a board or all functions within a semicustom array. A single common clock is the preferred and the simplest method of design. It is also easier to test.

Configurable cells

Able to be altered to fit a particular application.

Conventional ECL

Standard REF ECL, ECL 10K or ECL 100K, voltage supplies are -5.2V (ECL 10K) or -4.5V (ECL 100K).

Critical path

The longest path (largest propagation and loading delay) through a circuit.

Custom macro

One that is designed specifically to meet the customer's requirement and is not currently in the released macro library.

Delay offset Lag.

Design element

Basic part of a design.

Demultiplexor

Demux; a decoder; a device that allows one or more input lines to select between n output lines where the number of inputs is less than the number of outputs.

Design rule verification

ERC software performs the function of circuit-level design rule verification, or verification that electrical restrictions have not been violated. Wafer fabrication design rules are a set of electrical and minimum physical parameters which can be guaranteed for the process.

Device specification

Document summarizing parametric, functional, AC, environmental, test and packaging agreements as accepted and approved by both the customer and AMCC.

Die

The silicon chip itself; plural is dice.

Differential ECL inputs

Pairing of true and complement signals to allow dual-rail communication for increased noise immunity. Required for remote signals, off-board communication with +5V REF ECL and when operating at 200MHz and higher (series dependent).

Driver

An internal macro which provides extra drive capability, extra current and can handle extra loads. AMCC arrays have drivers capable of 15, 18, 25 and higher fan-out loads.

Dual-in-line

DIP; Type of package with leads perpendicular to the cavity and spaced .100 inch from each other on the same side and .300, .400 or .600 apart from the leads on the opposite side. Many low external pin count (\leq 64) circuits are packaged in DIPs.

+5V REF ECL

The voltage supplies are +5V and GND; for use with TTL I/O in a mixed I/O mode design.

ECL

Emitter-coupled logic. ECL is extremely high-speed. The normal power supply is +5.2V for ECL 10K and -4.5V for ECL 100K. Logical one is -0.8V; logical zero is -1.80V for -5.2V ECL 10K (an average voltage magnitude of 1.3V). The speed comes from the fact that the transistors within the gates are never driven into saturation, eliminating the time required for the transistors to come out of saturation.

ECL 10K

ECL whose DC parametrics vary with temperature; ECL using a power supply of ~5.2V.

ECL 100K

ECL using a power supply of ~4.5V; it is temperature- compensated but yields a DC parametric constant over the temperature range.

ECL, pseudo

This is +5V REF ECL, either ECL 10K or ECL 100K operated with a TTL power supply of +5V, to allow ECL functions on a TTL board.

Emitter-follower

A circuit used to provide drive after the logic portion of an ECL circuit; the voltage gain of an emitter-follower is close to unity.

Equivalent gates

BiCMOS-2 input NAND; Bipolar-2 input NOR.

ERC

Engineering Rules Checks or engineering reports and checks. Support software on the various EWS designed to flag misconnects, naming errors, improper wire-ORs, excessive fan-out, GND checks, etc.and to generate reports on macro usage, current dissipation and loading.

Etch

Used to refer to the metalization interconnects.

EWS

Engineering workstation; a computer-graphics system specifically oriented to support circuit design development from schematic capture through simulation, timing analysis, testability analysis, and eventually test pattern generation. Some can handle layout, PG tape pattern generation. At the minimum, it will produce a net-list from the captured schematic.

External pin

A pin on the outside on the die used to interface the circuitry to the outside world.

Extrinsic delay

The delay due to metal (capacitance load) that is between one macro and another or the delay due to package pin capacitance and system load on a output macro.

Fan-in

The number of electrical loads presented by an input pin to the driving device, applies to macros within an array or to discrete devices.

Fan-out

The number of components to which a signal is connected; For the Q700 and Q1500 series, macros are available to drive 1, 6, 9 or 15 loads. For the Q3500 Series, macros are available to drive 1, 4, 9, 15, 18 or 25 loads.

Fault, as in logical fault

An error due to hard or soft failure such that the logical function implemented is not what is desired. (e.g., SA1, SA0, SAX)

Fault coverage

The inclusion in the test set of a test to cover each possible, observable fault at least once. A measure of this coverage expressed in per cent. Recommended coverage is 90% or higher.

Fault grading

The process of estimating the percentage of faults tested by the test vectors.

FIS

Fixed instruction set [microprocessor]

Flat-pack

A minimum volume package with leads or connectors distributed radially on all four sides and paralled with the die cavity. Flat packs are commonly used where a high pin-count, very light weight packaging system is needed. Used in military and space systems.

FP

Abbreviation for flat pack. Package type.

FPGA

Field programmable gate array.

FPLA

Field programmable logic array; "AND" array user- programmable, some pre-selected subset of the 2ⁿ product terms is available from the n inputs (array-dependent), "OR" array user-programmable, any product term (of those available) and be ORed to the y outputs.

FPLS

Field programmable logic sequencer.

Front-annotation

The method used to predict the loading on a circuit by using the actual fan-out (electrical) load, the actual wire-OR (electrical) load and the statistically estimated metal (physical) load, where the estimate is the mean of the collected data of observations made on previous circuits. The estimate is a function of the fan-out and wire-OR loads, in terms of the physical pin connect and the array (die size).

Function cell

Internal logic cell capable of supporting one or more logic operations, depending on the cell size.

Function macro

Internal macro, operates at internal ECL levels (one-half volt ECL for AMCC bipolar arrays), placed on internal logic or buffer cell (optional placement).

Functional elements

See function macro.

Functional simulation

Simulation designed to examine the functional integrity of a circuit design.

Functionality

Degree of density of a design; also the logical integrety of a Boolean circuit, independent of detailed speed or parametric behavior.

Gate array

An array formed from elementary gates, usually 2-input NOR or 2-input NAND (CMOS) gates. A gate array is configured into a variety of logical circuits via customized interconnect.

Gate delays

The time it takes to propagate a signal through a gate.

Gate equivalent circuit

Unit of measure; equivalent gates refers to the number of gates of a given complexity (2-input NOR, 2-input NAND) that would be required to perform the same function.

Generic

Non-specific; applies to more than one of a kind (workstation technology)

Heatsink

A device which enhances thermal conductivity, usually metal.

Heatsink attachment

The technique and conditions associated with adhering heatsink to the package. This is usually performed on cavity down PGAs.

Heatsink drawing

Outline drawing describing dimensions and tolerances of customer heatsink.

Hertz, HZ

Cycles/second.

Hierarchical structuring

Generally a tree-like structure for top-down design from block diagram to detailed circuit. Depending on the EWS, this can involve nesting, blocks, cells (on-page-nest) and multiple directory levels.

High performance

High-speed, high density.

High speed macro option

This version of the macro is designed for high speed applications with associated greater power dissipation.

High speed option

The macro has another version which is designed for high speed, generally at the cost of increased power.

I cell

Accommodates macros for input type functions only. CMOS refers to these as dedicated input cells.

IC

Integrated circuit

 I^2L

Integrated injection logic.

I/O cell

Stands for Input/Output Cell. An interface cell that accommodates macros for input, output and bidirectional functions as well as 3-state enable drivers; where interface functions are performed.

Interconnect verification

Validation of the interconnections between macros used to form a circuit.

Interface

Taken to be the transition between external and internal levels of a device.

Interface macro

A macro whose function is to perform the translation between external and internal device levels.

Internal logic cell

Cells designed for logical functions and not for I/O; can accommodate certain buffers.

Internal logic macro library

A set of macros which may be placed on the internal logic cells; they may not be restricted to those cells.

Internal macro

Internal Logic Macro; A functional macro.

Internal pin

A pin on a macro that is used to connect it to the other macros on the array (in the circuit). Internal pin count is a measure of routability.

Intrinsic delay

The delay within a macro, referred to as T_{pd} delay; the propagation path delay from a macro input pin to an output pin.

Junction-isolated

Conventional bipolar technology. Used for the Q700 and Q1500 Series Logic Arrays.

Junction temperature

See TJ.

L cell

See logic cell.

LLCC

Abbreviation for leadless chip carrier. Package type.

LDCC

Abbreviation for leaded chip carrier. Package type.

Leaded chip carrier

See LCC.

Leadless chip carrier

See LDCC.

LED

Light-emitting diode.

Load delays

The amount of time delay caused by loading on the macro due to electrical effects of fan-out loading, wire-OR loading and the physical metal etch.

Logic array

An array of predefined base-wafer transistor, diode and resistor components that can be configured into a variety of logical circuits via two-level metal interconnect.

Logic cell

Internal cell, function cell. Cells designed for logical functions and not for I/O; can accommodate certain buffers.

Logic functions

See functionality.

Low-power macro

A macro option designed to use less power than the standard option at the the cost of slower propagation delays.

Low-power option

Same as low-power macro; macro options.

LSI

Large Scale Integration, from 200 to 1000 + equivalent gates on a chip.

LSTTL

Low power Schottky TTL.

Macro

Pre-designed logical function with a name; may be multiple cells.

Macro

Functions

Macro library

The collected set of macros that are valid for use in a given array or array series.

Macro library element

A macro, either simple (0.5 cell to 1 cell) or MSI (multiple-cell).

MACROMATRIX™

An integrated set of software tools for logic array design.

Macro options

Variations on the basis macro specification such as low-power, high-power, high-speed. The propagation time and current specifications of the options will vary from the standard while the function performed does not. Drivers do not have options. Different ECL types and power supply configurations are handled by macro versions.

Macro oriented

An array arranged as repeated groups of configurable components in contrast to a "sea of primitives gates" structure.

Macro version

A macro meant for another ECL type (ECL 10K vs. ECL 100K) or power supply (+5V REF ECL vs. STD REF ECL). The parameters are identical.

Marking instructions

Device labelling (lid, topside) outlined in customer design submission documentation and/or device specification.

Mask

Photo process negation; etch pattern master.

Metal

Interconnect used for intra-macro definition and inter-macro connection.

Metalization

The process steps used to deposit metal on the array.

Meta-assembler

Used for microprogram development. It allows a definition of the source language in which the micro code will be written; useful for vector documentation as (see DEC's MICRO2).

Microprogrammable architecture

The architecture may be altered by programming different control bits; an architecture that is bit-slice organized.

Monostable

A circuit with one stable state and one quasi-stable state. Also called a one-shot, a delay circuit, a single-cycle circuit, a gating circuit.

MOS

Metal-oxide semiconductor; developed for denser, lower performance circuits. Simpler processing and fewer mask layers allow larger circuits to be produced.

MSI

Medium Scale Integration; 20-100 + equivalent gates on a chip.

MSI functions

Functions of size/complexity appropriate to MSI devices; Medium scale functions; MUX, decoder, register. See above.

MSI LIBRARY

The collection of large, multiple cell, macros

MSI LOGIC MACROS

Large, multiple cell macros

MUX

Multiplexor; also spelled multiplexer; a select one of n device where n input lines are reduced to one output, the nth line active is selected by one or more selection control inputs.

Net

The etch required to connect one output pin to all of its destination pins plus any etch required to connect any other sources wire-ORed to that pin. Also described as "photolithographically determined interconnect metalization". A wire-net refers to the representation of a net on a circuit schematic

Netlist

A listing of all of the interconnects within a circuit.

NRF

Non-recurring engineering charge (\$)

ns

nanosecond, 10⁻⁹sec.

Output cell

A cell that accommodates output-only functions.

Output macro

Macro that performs the translation from internal levels to external levels for a device. Depending on the cell complexity, it may require the use of a buffer or may provide its own.

Oxide-isolated

Another bipolar technology; used for the Q3500 Series Logic Arrays.

Package outline drawing

Diagram which defines the outside dimensions and tolerances of a selected package.

PAL

Programmable Array Logic; an optimized variant of a PLA (more inputs, more outputs or more functionality by reducing the width of the OR portion of the array). "AND" array user-programmable, "OR" array pre-programmed, groups of product terms are ORed to the y outputs according to the pre-arranged, pre- programmed pattern.

PAR

Pre-Approval Request required to be submitted to establish feasibility or initiate development of custom macros or to obtain specification or ERC/VRC waiver.

Parametric test

ATE measurements made to verify interface thresholds and currents as well as static device power. Measurement of V_{IH} - V_{IL}

Parametric vectors

Vectors developed for use on a tester to provide VIH-VIL measurements and characterization.

PC, PCB

A printed circuit board has interconnections between points printed in metal on the board.

PGA.

Pin grid array; a package type suitable for high pin-count requirements, it has pins .100 inch apart on 10x10 through 17x17 matrices brazed perpendicular to the die cavity.

Piece-price

Cost of an individual device ususally referred with the respect to production volume.

Pin Matrix

Matrix describing the relationship between bonding post and output pin in PGA package.

PLA

Programmable Logic Array; either AND-OR or NOR-NOR structure.

PLD

Programmable logic device (any)

Power/density

Ratio of the density (number of gates) to the power (current and therefore heat) possible in a given technology.

Power I/R drop

A voltage drop along the power bus created by distance from the power source.

Power option

Macro option that provides extra current to drive additional fan-out loads without altering the function or the propagation delay.

PROM

Programmable read-only memory; "AND" array, pre-programmed (at the factory), n inputs, 2ⁿ product terms; "OR" array, user-programmable, any of the product terms can be ORed to the y outputs.

Propagation delay

The time it takes a signal to pass through a macro from input to output, specified in typical time in the macro listing in the AMCC design guides. Note: AMCC uses Tpd as opposed to tpp for this value.

Pseudo-ECL

ECL operating in the TTL voltage range, using +5V and GND. More properly called +5V Ref ECL.

a

True output of a F/F or latch.

ON

Complementary output of a F/F or latch.

R

Reset Q output to FALSE, usually = 0. (S set Q output to TRUE, usually = 1.)

Radiation Hardness

Degree of resistance from radiation effects.

Prototype

Initial devices shipped as part of NRE activity; processed to AMCC's standard prototype grade flow.

RAM

Random Access Memory, used to refer to Readable-writable Memory.

Re-spin

An iteration of the same or similar design.

ROM

Read Only Memory

Routing channels

Paths which can be used during layout to complete circuit

Scan-set

A test methodology which allows loading of all combinatorial logic into register files.

SCD

Specification Control Drawing.

Schematic

Logic symbol design; macro symbol representation of the design.

Schematic capture

The process of entering macros and their interconnections into an EWS prior to error analysis and simulation.

Sea-of-cells

Gate array architecture which butts macro cells together, typically routes on 2nd and 3rd layer metal, eliminating routing channels between cells.

Sea-of-gates

Gate array architecture which has rows of transistors with no predefined routing channels. Typically routes on 1st layer metal over unused components.

Semicustom array

An array which is pre-designed in all base levels, leaving the top two levels for user-defined connections.

Series

As in logic array series; devices which are basically similar, differing in size. Q700, Q710, Q720 is one such series; a related set of products.

Series gating

Transistor chaining.

Shell

Software routine designed to screen the user from direct routine execution and calls; user interface for execution.

Signal I/O placement

Placement of an I/O macro onto an I/O cell.

Simulation vector

A bit-pattern used to evaluate functionality or timing performance of a circuit or array.

Single-ended input

Single rail, one polarity (as opposed to differential input).

Skew

The amount of variation in propagation delay between two logical gates. A function of placement, switching, whether the two gate functions are on the same macro, etc. A worst-case processing variation skew for AMCC bipolar arrays is 20% for like-edge, identical macro.

Speed/power ratio

Term used to indicate the trade-off of higher speed for higher current and therefore power dissipation.

Standard cell

A semicustom methodology, which yields variable die size and effects all silicon layers.

SSI

Small Scale Integration; 2-20 equivalent gates on a chip; AND, OR, NOT level gates.

SSO

Simultaneously switching output.

Stabilization time

Time required for a circuit to reach a stable, known state.

Standard macro

The basic parametric configuration for a macro. All macros have an S-option although drivers have only one option.

Testability Analysis

Evaluation of the controllability and observability of a circuit. Controllability is the measure of how easy it is to toggle a node. Observability is the measure of whether or not the toggling of a node can be seen at an output easily, with difficulty, or not at all.

Three-level gating

Three-stage transistor staging; proprietary technique used in the Q3500 Series Bipolar Logic Arrays.

TTL

Transistor-Transistor logic; aka T²L.

TTL output drive

See Iou

Turbo

An AMCC design technique used to give dynamic current to the output emitter follower.

Uncommitted logic

Logic whose use or application is not predetermined by the manufacturer.

VHSLSI

Very high-speed large scale integration. See VHSIC.

VHSIC

Very high-speed integrated circuits, from the American military program.

VLSI

Very large scale integration, over 1000 equivalent gates, (1000-10000 gates on a chip).

Water

The silicon slice (various diameter circles) upon which multiple layers of doped materials have been placed to form a number of usable component chips known as dice. Yield is usually referred to the number of usable die per wafer.

Waiver

Agreed-upon deviation from standard design submission flow, error-free ERC/VRC, or device specifications.

Worst-case COMMERCIAL

Refers to the multiplication factors used to compute worst-case power and worst-case path propagation delay when the circuit is for COMMERCIAL application.

Worst-case MILITARY

Refers to the multiplication factors used to compute worst-case power and worst-case path propagation delay when the circuit is for MILITARY application.

SYMBOLS

Fτ

The unity-gain frequency of a transistor.

Vін

High-level input voltage. The minimum voltage that should be applied to the input of a device for a logical 1 voltage level. A maximum may be specified; the input current will become very large if this maximum is exceeded. For AMCC bipolar logic arrays this is 2V.

VOH

High-level output voltage.

VIL

Low-level input voltage. The maximum voltage that should be applied to the input of the device for a logical 0 voltage level. For AMCC bipolar Logic Arrays this is 0.8V.

VOL

Low-level output voltage.

Vik

Input clamp diode voltage, limits input swing.

 $T_{Dd} + -, T_{PLH}$

Propagation delay time, LOW-to-HIGH-level output.

 $T_{Dd} + -, T_{PHL}$

Propagation delay time, HIGH-to-LOW-level output.

 $T_{Dd} + +$

Propagation delay time, HIGH-to-HIGH-level output.

Tod--

Propagation delay time, LOW-to-LOW-level output.

TPLZ

Output disable time, LOW-to-high-impedance (off) output.

TPZL

Output enable time, high-impedance (off) to LOW output.

SYMBOLS

TPHZ

Output disable time, HIGH-to-high-impedance (off) output.

TPZH

Output enable time, high-impedance (off) to HIGH output.

Tsu

Set-up time; the minimum time between the application of a data signal and the active edge of the clock. A negative set-up time implies that the data must remain "set-up" after the active edge of the clock. AMCC specifies Tsu as worst-case (the minimum for which operation is guaranteed).

Th

Hold time; the minimum time between the application of a clock signal and the removal of the data signal being clocked. A negative hold time imples that the data may be removed prior to the arrival of the active edge of the clocking signal. AMCC specifies Th as worst-case (the minimum for which operation is guaranteed).

Trec

Recovery time; the minimum time required between the removal of a set or reset and the next active edge of the clock for the correct operation of the device to be guaranteed.

f_{max}

Maximum clock frequency; highest rate at which a clock input can be driven and still maintain stable transitions

PW

Pulse width. The minimum time required between edges of the driving signal. AMCC specifies PW as the wort-case (the minimum for which operation is guaranteed).

Icc

The current dissipated by the macro, into the Vcc supply of the circuit. For individual macros, the current dissipated by that macro (TYPICAL). When computing the supply current for an array, it will be a function of the macros used in the array plus the overhead current for the I/O mode. It may also be a function of the number of TTL input macros.

SYMBOLS

ICC HIGH

The current dissipated by the macro when the output is logical HIGH.

ICC LOW

The current dissipated by the macro when the output is logical LOW.

ICC HIGH-Z

The current dissipated by the macro when the output of high-impedance OFF.

IEE

The current dissipated by the macro, into the VEE supply of the circuit. For individual macros, the current dissipated by that macro (TYPICAL). When computing the supply current for an array, it will be a function of the macros used in the array plus the overhead current for the I/O mode. It may also be a function of the number of TTL input macros (unless 100 ECL or a Q3500 design).

IOL

TTL output drive when the output logic level is LOW. The current dissipated by the macro then sink capability of an output. For AMCC bipolar Logic Arrays this is 20mA.

Юн

TTL output drive when the output logic level is HIGH.

IIL.

TTL input source when the input logic level is LOW. The current sink capability of an output. For AMCC bipolar Logic Arrays this is 20mA. Some individual macros specifications carry the IIL for the individual macro. This is not used in power computations (used in the test process only).

ساا

TTL input source when the input logic level is HIGH.

11

Input HIGH current at maximum Vin.

los

Output short circuit current.

SYMBOLS

 T_J

Junction temperature of a device; specified as the maximum for which operation can be guaranteed. For MILITARY circuits, $T_J = 150^{\circ}C$. For COMMERCIAL circuits, $T_J = 130^{\circ}C$.

- Avoid floating nodes on internal 3-state busses or external bidirectional busses.
- Use Johnson (a.k.a. Mobius, Ring or Twisted-tail) counters or separate flip/flops to decode terminal counts. The loading on the Q outputs is identical, eliminating the loading skew (not the metal skew), and the outputs are a Gray code - only one output changes state per clock cycle. (Binary counter decoding can cause glitches.)
- Compensate for rising and falling edge loading skews and the reversed TTL input translator rising and falling edge skews by inversion as needed to reduce pulse stretch and pulse shrink phenomena.